



## **GC20C3 CSP**

**1/3.3” 2Mega CMOS Image Sensor**

**Datasheet**

**Preliminary**

**V0.0**

**2025-02-20**

**Ordering Information****◆ GC20C3**

(Colored, 35PIN-CSP)

**GENERATION REVISION HISTORY**

| Version | Effective Date | Description of Changes | Prepared by  |
|---------|----------------|------------------------|--------------|
| V0.0    | 2025-02-20     | Document Release       | DSC-AE Dept. |
|         |                |                        |              |
|         |                |                        |              |
|         |                |                        |              |
|         |                |                        |              |
|         |                |                        |              |
|         |                |                        |              |
|         |                |                        |              |
|         |                |                        |              |
|         |                |                        |              |
|         |                |                        |              |
|         |                |                        |              |

**Galaxycore Incorporation**

Galaxycore Inc. reserves the right to change the contents in this document without prior notice

## Content

|  |           |
|--|-----------|
| <b>1. Sensor Overview .....</b>                  | <b>6</b>  |
| 1.1 General Description .....                    | 6         |
| 1.2 Features .....                               | 7         |
| <b>2. Electrical Characteristics.....</b>        | <b>8</b>  |
| 2.1 Absolute Maximum Ratings .....               | 8         |
| 2.2 Operation Conditions .....                   | 8         |
| 2.3 DC Characteristics .....                     | 8         |
| 2.4 AC Characteristics .....                     | 9         |
| 2.5 Power Consumption .....                      | 9         |
| <b>3. CSP Package Specifications.....</b>        | <b>10</b> |
| 3.1 Pin Descriptions.....                        | 10        |
| 3.2 Package Specification .....                  | 12        |
| <b>4. Optical Specifications .....</b>           | <b>14</b> |
| 4.1 Readout Position .....                       | 14        |
| 4.2 Pixel Array .....                            | 15        |
| 4.3 Lens Chief Ray Angle (CRA) .....             | 16        |
| 4.4 QE Spectral Characteristics .....            | 17        |
| <b>5. Two-wire Serial Bus Communication.....</b> | <b>18</b> |
| 5.1 Protocol .....                               | 18        |
| 5.2 Serial Bus Timing.....                       | 19        |
| <b>6. MIPI Timing .....</b>                      | <b>21</b> |
| 6.1 Clock Lane Low-power .....                   | 21        |
| 6.2 Data Burst.....                              | 22        |
| <b>7. Function Description.....</b>              | <b>23</b> |
| 7.1 Operation Mode .....                         | 23        |
| 7.2 Power on Sequence .....                      | 24        |
| 7.3 Power off Sequence .....                     | 25        |
| 7.4 Black Level Calibration .....                | 26        |
| 7.5 Integration Time.....                        | 26        |
| 7.6 Windowing .....                              | 27        |
| 7.7 Frame Sync Mode .....                        | 28        |
| 7.8 Frame Structure .....                        | 29        |
| <b>8. Register List.....</b>                     | <b>31</b> |

## Figure Content

|  |    |
|--|----|
| Figure 1: Block Diagram .....                                      | 6  |
| Figure 2: AC Characteristics .....                                 | 9  |
| Figure 3: CSP Pin Top View .....                                   | 10 |
| Figure 4: Mechanical Drawing View(μm) .....                        | 12 |
| Figure 5: Readout Position .....                                   | 14 |
| Figure 6: Pixel Array .....  | 15 |
| Figure 7 CRA Information .....                                     | 16 |
| Figure 8 QE curve .....  | 17 |
| Figure 9: Write operate (2 bytes address –1byte data format) ..... | 18 |
| Figure 10: Read Operate (2 bytes address –1byte data format) ..... | 19 |
| Figure 11: Serial Bus Timing .....                                 | 19 |
| Figure 12: MIPI Clock Lane Time .....                              | 21 |
| Figure 13: MIPI Data Lane Time .....                               | 22 |
| Figure 14: Operation Mode .....                                    | 23 |
| Figure 15: Power on Timing .....                                   | 24 |
| Figure 16: Power off Timing .....                                  | 25 |
| Figure 17: Windowing Mode .....                                    | 27 |
| Figure 18: Frame Sync Configuration .....                          | 28 |
| Figure 21: Frame Structure .....                                   | 30 |

## Table Content


|   |    |
|---|----|
| Table 1: Absolute Maximum Ratings .....   | 8  |
| Table 2: Operation Conditions .....       | 8  |
| Table 3: DC Characteristics.....          | 8  |
| Table 4: AC Characteristics .....         | 9  |
| Table 5: Power Consumption .....          | 9  |
| Table 6: Pin Descriptions.....            | 10 |
| Table 7: Package Specifications.....      | 13 |
| Table 8: Mirror and Flip Information..... | 14 |
| Table 9: CRA Information.....             | 16 |
| Table 10: Device ID.....                  | 18 |
| Table 11: Serial Bus Timing .....         | 19 |
| Table 12: Operate State .....             | 23 |
| Table 13: Power on Timing.....            | 24 |
| Table 14: Power off Timing.....           | 25 |
| Table 15: Shutter Time Register.....      | 26 |
| Table 16: Window Set Register .....       | 27 |
| Table 17: Out Window Set Register .....   | 28 |
| Table 18: Frame Length Register .....     | 29 |
| Table 19: Line Length Register .....      | 29 |

# 1. Sensor Overview

## 1.1 General Description

GC20C3 is a high quality 2Mega CMOS image sensor, for Smart Home Systems, IoT Cameras, Car Driving Recorders applications. GC20C3 incorporates a 1920H x 1080V active pixel array, on-chip 10-bit ADC, and image signal processor. It is programmable through a simple two-wire serial interface and has very low power consumption. It provides RAW10 data formats with MIPI interface.

Figure 1: Block Diagram



## 1.2 Features

|                                     |   |
|-------------------------------------|---|
| ◆ Optical size:                     | 1/3.3 inch  |
| ◆ Pixel size:                       | 2.35μm x 2.35μm FSI   |
| ◆ Active image size:                | 1920 x 1080   |
| ◆ Color Filter:                     | RGB Bayer   |
| ◆ Output formats:                   | RAW 8bit/10bit w/i  |
| ◆ Power supply requirement:         | AVDD28: 2.7~2.9V (Typ. 2.8V)<br>DVDD: 1.15~1.25V (Typ. 1.2V)<br>or Generated by the<br>internal regulator |
|                                     | IOVDD: 1.7~1.9V (Typ. 1.8V)   |
| ◆ Power Consumption:                | 71.45mW @Full Size @30fps   |
| ◆ Frame rate:                       | 45fps@Full Size   |
| ◆ PLL support                       |   |
| ◆ Frame sync support (master/slave) |   |
| ◆ Windowing support                 |   |
| ◆ Mirror and Flip support           |   |
| ◆ OTP support                       |   |
| ◆ Analog Gain:                      | 64X(Max)  |
| ◆ Sensitivity:                      | TBD   |
| ◆ Dynamic range:                    | TBD   |
| ◆ MAX SNR:                          | 37 dB   |
| ◆ Dark Current:                     | TBD   |
| ◆ Micro lens chief ray angle (CRA): | 15°(linear)   |
| ◆ Operation Temperature:            | -30~85 °C   |
| ◆ Stable Image temperature:         | -20~60 °C   |
| ◆ Storage temperature:              | -40~125 °C  |
| ◆ Package:                          | CSP   |

## 2. Electrical Characteristics

### 2.1 Absolute Maximum Ratings

Table 1: Absolute Maximum Ratings

| Description               | Symbol                 | Rating                       | Unit | Note         |
|---------------------------|------------------------|------------------------------|------|--------------|
| Analogue absolute max     | V <sub>AVDD_MAX</sub>  | -0.3~3.9                     | V    | Refer to GND |
| Digital absolute voltages | V <sub>DVDD_MAX</sub>  | -0.3~1.8                     | V    |              |
| IO absolute max           | V <sub>IOVDD_MAX</sub> | -0.3~3.6                     | V    |              |
| Digital input voltages    | V <sub>IF_MAX</sub>    | -0.3~V <sub>IOVDD</sub> +0.3 | V    |              |

**Note:** Digital input voltage: XCLK, SBCL, SBDA, XSHUTDOWN, FSYNC

### 2.2 Operation Conditions

Table 2: Operation Conditions

| Description            | Symbol             | Min. | Typical | Max.  | Unit |
|------------------------|--------------------|------|---------|-------|------|
| Analog power supply    | V <sub>AVDD</sub>  | 2.7  | 2.8     | 2.9   | V    |
| Digital power supply   | V <sub>DVDD</sub>  | 1.15 | 1.2     | 1.25  | V    |
| IO power supply        | V <sub>IOVDD</sub> | 1.7  | 1.8     | 1.9   | V    |
| Digital input voltages | V <sub>IF</sub>    | 0    |         | IOVDD | V    |
| Test temperature       | T <sub>TEST</sub>  | 21   | 25      | 27    | °C   |

**Note:** 1. Digital input voltage: XCLK, SBCL, SBDA, XSHUTDOWN, FSYNC.  
2. Test temperature: image quality test condition.

### 2.3 DC Characteristics

Table 3: DC Characteristics

| Characteristics     | Symbol          | Min.                     | Typical | max                      | Unit |
|---------------------|-----------------|--------------------------|---------|--------------------------|------|
| Input voltage HIGH  | V <sub>IH</sub> | 0.7 x V <sub>IF</sub>    | -       | -                        | V    |
| Input voltage Low   | V <sub>IL</sub> | -                        | -       | 0.3 x V <sub>IF</sub>    | V    |
| Output voltage HIGH | V <sub>OH</sub> | 0.7 x V <sub>IOVDD</sub> | -       | -                        | V    |
| Output voltage LOW  | V <sub>OL</sub> | -                        | -       | 0.3 x V <sub>IOVDD</sub> | V    |

**Note:** Input voltage apply to XCLK, SBCL, SBDA, XSHUTDOWN, FSYNC.

## 2.4 AC Characteristics

Figure 2: AC Characteristics




Table 4: AC Characteristics

| Item                          | Symbol              | Min.  | Typ. | max   | unit |
|-------------------------------|---------------------|-------|------|-------|------|
| Frequency                     | f <sub>SCK</sub>    | 6     | 27   | 36    | MHz  |
| jitter (period, peak-to-peak) | T <sub>jitter</sub> |       |      | 600   | ps   |
| High level width              | T <sub>HIGH</sub>   | 0.4tp |      | 0.6tp | ns   |
| Low level width               | T <sub>LOW</sub>    | 0.4tp |      | 0.6tp | ns   |
| Duty Cycle                    | f <sub>DUTY</sub>   | 40    |      | 60    | %    |

## 2.5 Power Consumption


Table 5: Power Consumption

| Item                        | Symbol             | Min | Typ  | Max | Unit |
|-----------------------------|--------------------|-----|------|-----|------|
| Full size @30fps MIPI 2lane | I <sub>AVDD</sub>  | -   | 13.5 | -   | mA   |
|                             | I <sub>DVDD</sub>  |     | 59   |     | mA   |
|                             | I <sub>IOVDD</sub> | -   | 7.8  | -   | mA   |
| Standby current             | I <sub>AVDD</sub>  | -   | 0.3  | -   | µA   |
|                             | I <sub>DVDD</sub>  |     | 755  |     | µA   |
|                             | I <sub>IOVDD</sub> | -   | 15   | -   | µA   |
| Power off current           | I <sub>total</sub> | -   | -    | 0   | µA   |

**Note:** 1. All operate current are measured at 24MHz XCLK.  
 2. Standby current is measured at XSHUTDOWN = L, XCLK=24MHz.  
 3. We recommend that power should be turned off, when lower power consumption is required.

### 3. CSP Package Specifications

Figure 3: CSP Pin Top View



#### 3.1 Pin Descriptions

Table 6: Pin Descriptions

| Pin | Name       | Type          | A/D | Description  |
|-----|------------|---------------|-----|--|
| A1  | AGND       | Ground        | A   | Ground for analog  |
| A2  | HSYNC      | Output        | D   | DVP HSYNC  |
| A3  | INCLK      | Input         | D   | Sensor input clock   |
| A4  | SBDA       | Input\ Output | D   | Two-wire serial bus, data.   |
| A5  | SBCL       | Input\ Output | D   | Two-wire serial bus, clock.  |
| A6  | XSHUTDOWN  | Input         | D   | Sensor power down control:<br>(floating forbidden)<br>0: reset & standby; 1: normal work |
| A7  | FSYNC      | Input\ Output | D   | Frame sync control   |
| B1  | AVDD28     | Power         | A   | Analog power supply:2.8V   |
| B2  | DGND       | Ground        | D   | Ground for digital   |
| B3  | VSYNC      | Input\ Output | D   | DVP VSYNC.   |
| B4  | DVDD12     | Power         | D   | Digital power supply:1.2V  |
| B5  | I2C_ID_SEL | Input         | D   | ID SEL(floating forbidden).<br>0(default):0x62/0x63; 1:0x20/0x21                         |
| B6  | DVDD12     | Power         | D   | Digital power supply:1.2V  |
| B7  | AVDD28     | Power         | A   | Analog power supply:2.8V   |
| C1  | DVDD12     | Power         | D   | Digital power supply:1.2V  |
| C2  | VDDIO      | Power         | D   | I/O Power supply:1.8V  |
| C3  | VDDIO      | Power         | D   | I/O Power supply:1.8V  |

| Pin | Name          | Type   | A/D | Description  |
|-----|---------------|--------|-----|--|
| C4  | PIXEL<6>_MCP  | Output | D   | DVP06<br>MIPI clock(+)   |
| C5  | PIXEL<9>      | Output | D   | DVP09  |
| C6  | PWDNB         | Input  | D   | Sensor power down control:<br>(floating forbidden)<br>0: standby; 1: normal work |
| C7  | AGND          | Ground | A   | Ground for analog  |
| D1  | PIXEL<1>      | Output | D   | DVP01  |
| D2  | PIXEL<3>_MD1N | Output | D   | DVP03<br>MIPI data<1>(-)   |
| D3  | PIXEL<4>_MD1P | Output | D   | DVP04<br>MIPI data<1>(+)   |
| D4  | PLCK_MCN      | Output | D   | DVP clock<br>MIPI clock(-)   |
| D5  | PIXEL<7>_MD0N | Output | D   | DVP07<br>MIPI data<0>(-)   |
| D6  | DGND          | Ground | D   | Ground for digital   |
| D7  | TXLOW         | Power  | A   | Internal power supply.   |
| E1  | PIXEL<0>      | Output | D   | DVP00  |
| E2  | PIXEL<2>      | Output | D   | DVP02  |
| E3  | PIXEL<5>      | Output | D   | DVP05  |
| E4  | DVDD12        | Power  | D   | Digital power supply:1.2V  |
| E5  | PIXEL<8>_MD0P | Output | D   | DVP08<br>MIPI data<0>(+)   |
| E6  | NC            | NC     |     | NC   |
| E7  | NC            | NC     |     | NC   |

### 3.2 Package Specification

Figure 4: Mechanical Drawing View(  $\mu$  m)




Table 7: Package Specifications

| Description   | symbol | Nominal     | Min      | Max      |
|---|--------|-------------|----------|----------|
|   |        | Millimeters |          |          |
| Package Body Dimension X                                | A      | 5.190       | 5.165    | 5.215    |
| Package Body Dimension Y                                | B      | 3.335       | 3.310    | 3.360    |
| Package Height  | C      | 0.670       | 0.610    | 0.730    |
| Ball Height   | C1     | 0.130       | 0.100    | 0.160    |
| Package Body Thickness                                  | C2     | 0.540       | 0.505    | 0.575    |
| Thickness from top glass surface to wafer               | C3     | 0.345       | 0.330    | 0.360    |
| Glass Thickness   | C4     | 0.300       | 0.290    | 0.310    |
| Ball Diameter   | D      | 0.250       | 0.220    | 0.280    |
| Total Ball Count  | N      | 35(2NC)     |          |          |
| Ball Count X axis                                       | N1     | 7           |          |          |
| Ball Count Y axis                                       | N2     | 5           |          |          |
| Pins pitch X axis                                       | J1     | 0.640       | 0.630    | 0.650    |
| Pins pitch Y axis                                       | J2     | 0.580       | 0.570    | 0.590    |
| BGA ball center to package center offset in X-direction | X      | 0.05409     | 0.02909  | 0.07909  |
| BGA ball center to package center offset in Y-direction | Y      | -0.05150    | -0.07650 | -0.02650 |
| BGA ball center to chip center offset in X-direction    | X1     | 0.05409     | 0.029090 | 0.079090 |
| BGA ball center to chip center offset in Y-direction    | Y1     | -0.05150    | -0.07650 | -0.02650 |
| Edge to Pin Center Distance along X1                    | S1     | 0.62091     | 0.59091  | 0.65091  |
| Edge to Pin Center Distance along Y1                    | S2     | 0.55900     | 0.56900  | 0.62900  |
| Edge to Pin Center Distance along X2                    | S3     | 0.72909     | 0.69909  | 0.75909  |
| Edge to Pin Center Distance along Y2                    | S4     | 0.45600     | 0.42600  | 0.48600  |


Note: The package center, optical center, and BGA center of the chip are not coincident. If setting the package center as the origin (0, 0), the BGA center coordinate is (54.09, -51.5), the optical center coordinate is (54.09, -115.47), with  $\mu\text{m}$  unit.

## 4. Optical Specifications

### 4.1 Readout Position

GC20C3 default status is readout from the lower left corner with pin A1 located in the upper left corner. The image is inverted vertically and horizontally by the lens, so proper image output results when Pin A1 is located in the upper left corner.

Figure 5: Readout Position



Readout direction can be set by the registers.

Table 8: Mirror and Flip Information

| Function                            | Register Address | Register Value | First Pixel |
|-------------------------------------|------------------|----------------|-------------|
| Normal                              | 0x022c[1:0]      | 00             | Gr          |
| Horizontal mirror                   | 0x022c[1:0]      | 01             | R           |
| Vertical Flip                       | 0x022c[1:0]      | 10             | B           |
| Horizontal Mirror and Vertical Flip | 0x022c[1:0]      | 11             | Gb          |


## 4.2 Pixel Array

Pixel array is covered by Bayer pattern color filters. The primary color GR/BG array is arranged in line-alternating way.

If no flip in column, column is read out from 0 to 1919. If flip in column, column is read out from 1919 to 0.

If no flip in row, row is read out from 0 to 1079. If flip in row, row is read out from 1079 to 0.

Figure 6: Pixel Array



### 4.3 Lens Chief Ray Angle (CRA)

Figure 7 CRA Information




Table 9: CRA Information

| Image Height (%) | Image Height (mm) | CRA (degree) |
|------------------|-------------------|--------------|
| 00               | 0.000             | 0.000        |
| 10               | 0.253             | 1.500        |
| 20               | 0.507             | 3.000        |
| 30               | 0.760             | 4.500        |
| 40               | 1.013             | 6.000        |
| 50               | 1.267             | 7.500        |
| 60               | 1.520             | 9.000        |
| 70               | 1.773             | 10.500       |
| 80               | 2.027             | 12.000       |
| 90               | 2.280             | 13.500       |
| 100              | 2.533             | 15.000       |

## 4.4 QE Spectral Characteristics

The optical spectrum of QE is below:

Figure 8 QE curve

GC confidential

## 5. Two-wire Serial Bus Communication

GC20C3 Device Address:

Table 10: Device ID

| ID_SEL     | Slave address write mode | Slave address read mode |
|------------|--------------------------|-------------------------|
| 0(default) | 0x62                     | 0x63                    |
| 1          | 0x20                     | 0x21                    |

**NOTE:** When IDSEL0/IDSEL1 is “High”, it means connect to IOVDD. When IDSEL0/IDSEL1 is “Low”, you should connect it to DGND.

### 5.1 Protocol

The host must perform the role of a communications master and GC20C3 acts as either a slave receiver or transmitter. The master must do:

- ◆ Generate the Start(S)/Stop(P) condition
- ◆ Provide the serial clock on SBCL

Figure 9: Write operate (2 bytes address –1byte data format)





Figure 10: Read Operate (2 bytes address –1byte data format)



## 5.2 Serial Bus Timing

Figure 11: Serial Bus Timing




Table 11: Serial Bus Timing

| Parameter                                | Symbol              | Min | Typ. | Max | Unit          |
|--|---------------------|-----|------|-----|---------------|
| SBCL clock frequency                     | $F_{\text{scl}}$    | 0   | --   | 400 | KHz           |
| Bus free time between a stop and a start | $t_{\text{buf}}$    | 1.3 | --   | --  | $\mu\text{s}$ |
| Hold time for a repeated start           | $t_{\text{hd;sta}}$ | 0.6 | --   | --  | $\mu\text{s}$ |
| LOW period of SBCL                       | $t_{\text{low}}$    | 1.3 | --   | --  | $\mu\text{s}$ |
| HIGH period of SBCL                      | $t_{\text{high}}$   | 0.6 | --   | --  | $\mu\text{s}$ |
| Set-up time for a repeated start         | $t_{\text{su;sta}}$ | 600 | --   | --  | ns            |
| Data hold time                           | $t_{\text{hd;dat}}$ | 0   | --   | 900 | ns            |


|  |              |     |    |     |         |
|--|--------------|-----|----|-----|---------|
| Data Set-up time                         | $t_{su;dat}$ | 100 | -- | --  | ns      |
| Rise time of SBCL, SBDA                  | $t_r$        | --  | -- | 300 | ns      |
| Fall time of SBCL, SBDA                  | $t_f$        | --  | -- | 300 | ns      |
| Set-up time for a stop                   | $t_{su;sto}$ | 0.6 | -- | --  | $\mu s$ |
| Capacitive load of bus line (SBCL, SBDA) | $C_b$        | --  | -- | 100 | pf      |

GC confidential

## 6. MIPI Timing

### 6.1 Clock Lane Low-power

Figure 12: MIPI Clock Lane Time




Notice:

- ◆ Clock must be reliable during high speed transmission and mode-switching.
- ◆ Clock can go to LP only if data lanes are in LP (and nothing relies on it).
- ◆ In Low-Power data lanes are conceptually asynchronous (independent of the high speed clock).
  - $T_{CLK\_HS\_PREPARE}$ : setting by Register 0x0142
  - $T_{CLK\_ZERO}$ : setting by Register 0x0143
  - $T_{CLK\_PRE}$ : setting by Register 0x0144
  - $T_{CLK\_POST}$ : setting by Register 0x0145
  - $T_{CLK\_TRAIL}$ : setting by Register 0x0146

## 6.2 Data Burst

Figure 13: MIPI Data Lane Time



Notice:

- ◆ Clock keeps running and samples data lanes (except for lanes in LPS).
- ◆ Unambiguous leader and trailer sequences required to distill real bits.
- ◆ Trailer is removed inside PHY (a few bytes).
- ◆ Time-out to ignore line values during line state transition.
  - $T_{LPX}$ : setting by Register 0x0141
  - $T_{HS\_PREPARE}$ : setting by Register 0x0149
  - $T_{HS\_ZERO}$ : setting by Register 0x014a
  - $T_{HS\_TRAIL}$ : setting by Register 0x014b
  - $T_{HS\_EXIT}$ : setting by Register 0x0147

## 7. Function Description

### 7.1 Operation Mode

Figure 14: Operation Mode




Table 12: Operate State

| Power state      | Description  | Activate   |
|------------------|--|--|
| Power off        | Power supplies are turned off  | None   |
| Hardware standby | No communication with sensor, low level on XSHUTDOWN   | XSHUTDOWN low                                    |
| Software standby | Two- wire serial communication with sensor is possible, pll is ready for fast return to streaming mode | Stream mode off<br>PLL disable<br>XSHUTDOWN high |
| Streaming        | Sensor is fully powered and streaming image data on the MIPI CSI-2 bus                                 | All Pad Enabled                                  |

## 7.2 Power on Sequence

Figure 15: Power on Timing




Table 13: Power on Timing

| Parameter | Description   | Min. | Max. | Unit |
|-----------|---|------|------|------|
| t0        | IOVDD/DVDD12/AVDD28 may rise in any order. The rising separation can vary from 0μs to indefinite. |      |      |      |
| t1        | IOVDD/DVDD12/AVDD28 may rise in any order. The rising separation can vary from 0μs to indefinite. | 0    | -    | μs   |
| t2        | From power on to XSHUTDOWN pull high  | 0    | -    | μs   |
| t3        | XSHUTDOWN rising to first I2C transaction   | 50   | -    | μs   |
| t5        | Minimum No. of XCLK cycles prior to the first I2C transaction                                     | 1200 | -    | XCLK |

**Note:**

1. IOVDD/DVDD12/AVDD28 may rise in any order.
2. The suggested sequence is IOVDD powered on first, then DVDD12, and AVDD28 last.
3. Register should be reloaded before works.

## 7.3 Power off Sequence

Figure 16: Power off Timing




Table 14: Power off Timing

| Parameter | Description   | Min. | Max. | Unit |
|-----------|---|------|------|------|
| t0        | IOVDD/DVDD12/AVDD28 may fall in any order. The fall separation can Vary from 0μs to indefinite. | 0    | -    | μs   |
| t1        | From XSHUTDOWN pull down to power off   | 0    | -    | μs   |
| t2        | Enter Software Standby command – Device in Software Standby mode                                | 0    | -    | μs   |
| t3        | Minimum number of XCLK cycles after the Frame End   | 2000 |      | XCLK |
| t4        | Minimum number of XCLK cycles after the Frame End   | 2000 |      | XCLK |
| t5        | Minimum number of XCLK cycles after the Frame End   | 2000 |      | XCLK |

|  |  |  |  |  |
|--|--|--|--|--|
|  | last transaction or MIPI frame end code. |  |  |  |
|--|--|--|--|--|

Note:

1. IOVDD/DVDD12/AVDD28 may fall in any order. The suggested sequence is AVDD first, the DVDD12, and IOVDD powered off last.
2. If the sensor's power cannot be cut off, please keep power supply, then set XSHUTDOWN pin low. It will make sensor standby.
3. If the standby sequence needs to be modified, please contact FAE of Galaxycore Inc.

## 7.4 Black Level Calibration

Black level is caused by pixel characteristics and analog channel offset, which makes poor image quality in dark condition and color balance, to reduce these, sensor automatically calibrates the black level every frame with light shield pixel array.

## 7.5 Integration Time

The integration time is controlled by the shutter time registers. When you want to set an exposure value that is bigger than the current frame length value, you should first set a new frame length and make sure that it's bigger than the exposure value you'd like to set.

Table 15: Shutter Time Register

| Addr.  | Register name | Description              |
|--------|---------------|--------------------------|
| 0x0202 | Shutter time  | [5:0] shutter time[13:8] |
| 0x0203 |               | [7:0] shutter time[7:0]  |

## 7.6 Windowing

GC20C3 has a rectangular pixel array 1920 x 1080, it can be windowed by output size control, the output image windowing can be used to adjust output size, and it will affect field angle.

Figure 17: Windowing Mode




Table 16: Window Set Register

| Addr.  | Register name | Description            |
|--------|---------------|------------------------|
| 0x034a | win_height    | [2:0] win_height[10:8] |
| 0x034b |               | [7:0] win_height[7:0]  |
| 0x0348 | win_width     | [3:0] win_width[11:8]  |
| 0x0349 |               | [7:0] win_width[7:0]   |
| 0x0346 | Row start     | [2:0] row_start[11:8]  |
| 0x0347 |               | [7:0] row_start [7:0]  |
| 0xb0c  | Col start     | [7:0] col_start [10:8] |
| 0xb0d  |               | [7:0] col_start [7:0]  |


Table 17: Out Window Set Register

| Addr.  | Register name  | Description                |
|--------|----------------|----------------------------|
| 0x009a | out_win_x1     | [3:0] out_win_x1[11:8]     |
| 0x009b |                | [7:0] out_win_x1[7:0]      |
| 0x0098 | out_win_y1     | [3:0] out_win_y1[10:8]     |
| 0x0099 |                | [7:0] out_win_y1[7:0]      |
| 0x0094 | out_win_width  | [3:0] out_win_width[11:8]  |
| 0x0095 |                | [7:0] out_win_width[7:0]   |
| 0x0096 | out_win_height | [3:0] out_win_height[10:8] |
| 0x0097 |                | [7:0] out_win_height[7:0]  |

## 7.7 Frame Sync Mode

GC20C3 can support hardware frame sync for dual camera application. It can be set both master and slave sensor. When use this mode, the two sensor's FSYNC pin must connect to each other.

Figure 18: Frame Sync Configuration



### Master Mode:

When GC20C3 operates as a master device, it controls vertical synchronous timings and outputs synchronous signal called Vsync signal or Fsync signal from the FSYNC pin.

### Slave Mode:

GC20C3 can be worked as a slave and automatically synchronized within

a certain VSYNC time period. It is important to control two image sensors' rolling shutters with the same timing.

## 7.8 Frame Structure

Frame structure is controlled by line length, frame length, window height, window width.

### Frame length control:

Frame length is controlled by window height, minimum VB and shutter time.

- ◆ Frame length depend shutter time.
  - Minimum frame length = window height + 62 +VB (VB\_min = 0)
  - If shutter time < minimum frame length: Actual frame length = minimum frame length
  - If shutter time > minimum frame length: Actual frame length = shutter time + 32 (recommended).

Table 18: Frame Length Register

| Addr.  | Register name | Description              |
|--------|---------------|--------------------------|
| 0x0340 | Frame length  | [7:0] frame length[13:8] |
| 0x0341 |               | [7:0] frame length[7:0]  |

### Line length control:

Line length control for internal set, and not recommended to be modified.

Table 19: Line Length Register


| Addr.  | Register name | Description             |
|--------|---------------|-------------------------|
| 0x0342 | Line length   | [7:0] Line length[15:8] |
| 0x0343 |               | [7:0] Line length[7:0]  |

### Blank time control:

Line blank time is controlled by line length.

Frame blank time = frame length – out window height

Figure 19: Frame Structure



## 8. Register List

### System Register:

| Address | Name           | Default | R/W | Description |
|---------|----------------|---------|-----|-------------|
| 0x03f0  | Sensor_ID_HIGH | 0x40    | RO  | Sensor_ID   |
| 0x03f1  | Sensor_ID_LOW  | 0x33    | RO  | Sensor_ID   |

### Analog & CISCTL:

| Address | Name                    | Default | R/W | Description                   |
|---------|-------------------------|---------|-----|-------------------------------|
| 0x0202  | Exposure[13:8]          | 0x00    | RW  | [5:0] Exposure[13:8]          |
| 0x0203  | Exposure[7:0]           | 0x10    | RW  | [7:0] Exposure[7:0]           |
| 0x0342  | CISCTL_hb[15:8]         | 0x02    | RW  | [5:0] CISCTL_hb[15:8]         |
| 0x0343  | CISCTL_hb[7:0]          | 0x03    | RW  | [7:0] CISCTL_hb[7:0]          |
| 0x0346  | CISCTL_row_start[10:8]  | 0x00    | RW  | [2:0] CISCTL_row_start[10:8]  |
| 0x0347  | CISCTL_row_start[7:0]   | 0x02    | RW  | [7:0] CISCTL_row_start[7:0]   |
| 0x0b0c  | CISCTL_col_start [10:8] | 0x00    | RW  | [2:0] CISCTL_col_start [10:8] |
| 0x0b0d  | CISCTL_col_start [7:0]  | 0x00    | RW  | [7:0] CISCTL_col_start [7:0]  |
| 0x034a  | CISCTL_win_height[10:8] | 0x05    | RW  | [2:0] CISCTL_win_height[10:8] |
| 0x034b  | CISCTL_win_height[7:0]  | 0x18    | RW  | [7:0] CISCTL_win_height[7:0]  |
| 0x0348  | CISCTL_win_width[11:8]  | 0x09    | RW  | [3:0] CISCTL_win_width[11:8]  |
| 0x0349  | CISCTL_win_width[7:0]   | 0x0c    | RW  | [7:0] CISCTL_win_width[7:0]   |
| 0x0340  | Framelength[13:8]       | 0x06    | RW  | [5:0] Framelength_high[13:8]  |
| 0x0341  | Framelength[7:0]        | 0x42    | RW  | [7:0] Framelength_low[7:0]    |
| 0x0212  | CISCTL_vs_st            | 0x18    | RW  | vs_st                         |
| 0x0213  | CISCTL_vs_et            | 0x04    | RW  | vs_et                         |

### CSI/PHY1.0

| Address | Name  | Default | R/W | Description   |
|---------|---|---------|-----|---|
| 0x0100  | Line_sync_mode<br>ULP_Ena<br>Lane_Ena<br>MIPI_Ena | 0x00    | RW  | [3] Lane_Ena<br>[2] ULP_Ena<br>[1] Line_sync_mode<br>[0] MIPI_Ena |
| 0x0192  | Mipi_vh[7:4]<br>Mipi_vl[3:0]                      | 0x4d    | RW  | [7:4] mipi_vh<br>[3:0] mipi_vl                                    |

|        |                      |      |    |  |
|--------|----------------------|------|----|--|
| 0x0107 | LDI_set              | 0x2b | RW | [7]virtual channel en<br>[6]mipi input test data en<br>[5] mipi write gate en<br>[4]mipi hb ctl en<br>[3:2] vc3_id<br>[1:0] vc2_id |
| 0x010d | LWC_set[15:8]        | 0x0b | RW | [7:0] LWC_set_1  |
| 0x010e | LWC_set[7:0]         | 0x40 | RW | [7:0] LWC_set_2  |
| 0x010f | SYNC_set             | 0xb8 | RW | [7:0] SYNC_set   |
| 0x0152 | DPHY_mode            | 0x10 | RW | [6] DATA gate mode<br>[5] all_lane_open_mode<br>[4:2] switch_msb_mode<br>[1:0] clklane_mode  |
| 0x0150 | LP_set               | 0x29 | RW | [7:6] hi-z<br>[5:4]use define<br>[3:2] 1<br>[1:0] 0  |
| 0x0140 | T_init_set           | 0x40 | RW | [7:0] T_init_set   |
| 0x0141 | T_LPX_set            | 0x05 | RW | [7:0] T_LPX_set  |
| 0x0142 | T_CLK_HS_PREPARE_set | 0x03 | RW | [7:0] T_CLK_HS_PREPARE_set   |
| 0x0143 | T_CLK_zero_set       | 0x20 | RW | [7:0] T_CLK_zero_set   |
| 0x0144 | T_CLK_PRE_set        | 0x02 | RW | [7:0] T_CLK_PRE_set  |
| 0x0145 | T_CLK_POST_set       | 0x20 | RW | [7:0] T_CLK_POST_set   |
| 0x0146 | T_CLK_TRAIL_set      | 0x08 | RW | [7:0] T_CLK_TRAIL_set  |
| 0x0147 | T_HS_exit_set        | 0x10 | RW | [7:0] T_HS_exit_set  |
| 0x0148 | T_wakeup_set         | 0xa0 | RW | [7:0] T_wakeup_set   |
| 0x0149 | T_HS_PREPARE_set     | 0x06 | RW | [7:0] T_HS_PREPARE_set   |
| 0x014a | T_HS_Zero_set        | 0xa0 | RW | [7:0] T_HS_Zero_set  |
| 0x014b | T_HS_TRAIL_set       | 0x08 | RW | [7:0] T_HS_TRAIL_set   |

## OUT

| Address | Name             | Default | R/W | Description                 |
|---------|------------------|---------|-----|-----------------------------|
| 0x049c  | Test image       | 0x10    | RW  | [2] input test image        |
| 0x0098  | out_win_y1[10:8] | 0x00    | RW  | [7:3]NA<br>[2:0] out_win_y1 |
| 0x0099  | out_win_y1[7:0]  | 0x00    | RW  | Out_win_y1                  |
| 0x009a  | out_win_x1[11:8] | 0x00    | RW  | [7:4]NA<br>[3:0]out_win_x1  |

|        |                      |      |    |  |
|--------|----------------------|------|----|--|
| 0x009b | out_win_x1[7:0]      | 0x00 | RW | out_win_x1   |
| 0x0096 | out_win_height[11:8] | 0x06 | RW | [7:3]NA<br>[3:0] out_win_height[11:8]                |
| 0x0097 | out_win_height[7:0]  | 0x82 | RW | out_win_height[7:0]                                  |
| 0x0094 | out_win_width[11:8]  | 0x0b | RW | [7:4]NA<br>[3:0] out_win_width[11:8]                 |
| 0x0095 | out_win_width[7:0]   | 0x90 | RW | Out_win_width[7:0]<br>must be 8X when raw10          |
| 0x009c | Win_mode[2:0]        | 0x01 | RW | [0]crop_en<br>[1]scaler1/8                           |
| 0x008e | out_win_offset       | 0x05 | RW | [3:2]out_offset_y1_bin=1<br>[1:0]out_offset_x1_bin=1 |

## OB OFFSET

| Address | Name           | Default |    | R/W            | Description |
|---------|----------------|---------|----|----------------|-------------|
| 0x0038  | WB_offset_G1   | 0x40    | RW | WB_offset      |             |
| 0x0039  | WB_offset_R1   | 0x40    | RW | WB_offset      |             |
| 0x003a  | WB_offset_B2   | 0x40    | RW | WB_offset      |             |
| 0x003b  | WB_offset_G2   | 0x40    | RW | WB_offset      |             |
| 0x0070  | Pregain_offset | 0x10    | RW | Pregain_offset |             |

## Gain

| Address | Name                  | Default | R/W | Description             |
|---------|-----------------------|---------|-----|-------------------------|
| 0x0474  | auto_pregain[9:8]     | 0x00    | RW  | [9:8] Auto_pregain[1:0] |
| 0x0475  | auto_pregain[7:0]     | 0x40    | RW  | [7:0] Auto_pregain[7:0] |
| 0xd04   | Analog_PGA_gain[11:8] | 0x00    | RW  | [4:0] analog_gain[12:8] |
| 0xd05   | Analog_PGA_gain[7:0]  | 0x00    | RW  | [7:0] analog_gain[7:0]  |
| 0xa8    | Col_gain[13:6]        | 0x01    | RW  | [5:0] col_gain[13:6]    |
| 0xa9    | Col_gain[5:0]         | 0x00    | RW  | [5:0] col_gain[5:0]     |