

1/4 inch 1M Global Shutter CIS

BF314DCS-W Datasheet

content

1. General Description.....	3
2. Features.....	3
3. Applications.....	3
4. Technical Specifications.....	4
5. Functional Overview.....	4
5.1 Pixel Array.....	5
5.2 Column CDS.....	5
5.3 Sensor control.....	5
5.4 A/D converter.....	7
5.5 Automatic Black Control.....	7
5.6 Lens Shading Correction.....	10
5.7 Gamma Correction.....	10
5.8 Test pattern mode.....	11
5.9 AEC/AGC.....	12
5.10 MIPI.....	15
5.11 Trigger mode.....	18
5.12 Flash control.....	18
5.13 Serial/Overlap.....	19
5.14 Output mode.....	19
6. Specifications.....	21
6.1 Electrical Characteristics.....	21
6.1.1 Absolute Maximum Ratings.....	21
6.1.2 DC Parameters.....	21
6.1.3 Clock Requirement.....	21
6.2 Electro-Optical Characteristics.....	22
6.3 Timing.....	22
6.3.1 The Sensor-core Readout Mode.....	22
6.3.2 The output Frame Timing.....	23
6.4 Color Filter Spectral Characteristics.....	23
6.5 CRA(Chief Ray Angle linear 26.78°).....	23
7. Two-wire serial interface& Register.....	24
7.1 Theory of Operation.....	24
7.2 Two-wire Serial Interface Functional Description.....	25
7.3 The Two-wire Serial Interface Timing.....	25
7.4 Registers for system control.....	26
8. Package Dimensions.....	31
9. Application Timing Diagram.....	34

1. General Description

BF314DCS-W is a Global shutter CMOS image sensor. It supports up to 120fps @ 1280Hx 800V full resolution mode using MIPI interface and 60fps @ 1280Hx 800V Parallel mode. BF314DCS-W outputs mono image, and the max array size is 1280Hx 800V. Complex on-chip operations are supported, like Trigger(global shutter), vertical/horizontal mirror or flip.

BF314DCS-W is supported to be configured by standard IIC interface.

BF314DCS-W is supported to be triggered by Pin TRIG and internal register.

2. Features

- Standard optical format of 1/4 inch for 1 million pixel
- 3.0 μ m Square Pixels with Micro-lens
- 120 frames/sec 1280HX 800V mode @ 81MHz inner clock with MIPI output.
- 60 frames/sec 1280HX 800V mode @ 81MHz inner clock with Parallel output.
- 30 frames/sec 1280HX 800V @ 40.5MHz inner clock with Parallel output.
- Input Frequency: 6MHz~27 MHz
- Output formats: Raw Bayer Parallel
- Horizontal /Vertical mirror.
- Auto black level control.
- Sensor Control function: Exposure control, Gain control, Test pattern, Image size control.
- Package: CSP.

3. Applications

- Security systems
- Automotive
- Scanning system
- Digital still cameras and camcorders
- Video telephony and conferencing equipments
- Industrial and environmental systems

4. Technical Specifications

● Active pixel array:	1280*800
● Pixel size:	3.0 μm ×3.0 μm
● Sensitivity:	TBD
● Dark current:	TBD
● Power supply:	1.75V~3.5V for I/O 1.45V~1.55V for VDDD 3.1V~3.5V for VDD3A
● Power consumption:	250mW@120fps(full resolution output);
● Standby current:	<150uA
● S/N Ratio:	TBD
● Dynamic range:	TBD
● Operating temperature:	-40~105°C
● Optimal lens chief ray angle:	26.78° no-linear
● Package:	CSP

NOTE

The above specifications are typical value unless otherwise specified.

5. Functional Overview




Figure 1. Block Diagram

BF314DCS-W has an active image array of 1280X800 pixels. The active pixels are read out progressively through column/row driver circuits. In order to reduce fixed pattern noise, CDS circuits are adopted. The ASP block is mainly used to control global gain to get accurate exposure under different light condition. The analog signal is transferred to digital signal by A/D converter. The digital signals are controlled by Sensor control Block, including Exposure control, Gain control, Test pattern, Image size control and so on.

BF314DCS-W has on-chip PLL, it can be used by via two-wire serial interface bus setting.

5.1 Pixel Array




Figure 2.Sensor Array Region

The pixel array includes 1280×800 effective pixels for imaging,in order to improve the image uniformity, there are extra dummy rows and dummy columns around active array. And dark rows at the top side are for black level control.

BF314DCS-W can provide the Raw Bayer data through an 10-bit output data bus.

5.2 Column CDS

BF314DCS-W has column/row driver circuits to read out the pixel data progressively. The CDS (Correlated Double Sampling) circuit reduces temporal noise and pixel level FPN (Fixed Pattern Noise). The unique patented column buffer and ASP (Analog Signal Processing) circuit remove column level FPN caused by various sources of manufacturing process variations.

5.3 Sensor control

- Array control and frame generation
- Internal timing signal generation and distribution
- Exposure control, Gain control, Test pattern,
- Image size control
- Frame rate timing
- External timing outputs (VSYNC, HSYNC and PCLK)

Table 1. Registers for Sensor_control

Address	Name	Width	Default value	Description
Page0:01h	SC_CNTL1	8	c2h	<p>Bit[7]: FRAME line selct;</p> <p>Bit[6]: 1'b1: VBLANK update netx frame; 1'b0: VBLANK update netx 2 frame;</p> <p>Bit[5]: 1'b1: GLB_GAIN_IN no delay; 1'b0: GLB_GAIN_IN delay one frame;</p> <p>Bit[4]: Control the VSYNC of MIPI;</p> <p>Bit[3]: Soft power on pixel array reset again;</p> <p>Bit[2:0]: Control the delay of HSYNC to HREF_DAT 3'b000: Delay 0 pclk; 3'b001: Delay 1 pclk; 3'b010: Delay 2 pclk; 3'b011: Delay 3 pclk; 3'b100: Delay 4 pclk; 3'b101: Delay 5 pclk; 3'b110: Delay 6 pclk; 3'b111: Delay 7 pclk;</p>
Page0:02h	SC_CNTL2	8	42h	<p>Bit[7]: 1'b1: Pixel array reset interval also reset operate; 1'b0: Pixel array reset interval do nothing;</p> <p>Bit[6]: 1'b1: Reset interval address is 648; 1'b0: Reset interval address is 649;</p> <p>Bit[5]: 1'b1: READEN signal controlled by bit[7] of 34h; 1'b0: READEN signal will be a pluse;</p> <p>Bit[4]: 1'b1: CLAMP_EN signal always be 0; 1'b0: CLAMP_EN will be a pluse;</p> <p>Bit[3]: 1'b1: GTX signal always be 0; 1'b0: GTX will be a pluse;</p> <p>Bit[2]: 1'b1: MN test mode on; 1'b0: MN test mode off;</p> <p>Bit[1:0]: 2'b00: GGRST signal always 0 2'b01: GGRST signal in short pulse mode; 2'b10: GGRST signal in long pulse mode; 2'b11: GGRST signal always 1;</p>
Page0:03h	SC_CNTL3	8	02h	<p>Bit[7:6]: 2'b0X: GTXS signal in pulse mode; 2'b10: GTXS signal always 0; 2'b11: GTXS signal always 1;</p> <p>Bit[5:3]: Reserved;</p> <p>Bit[2:0]: GGRST signal length value;</p>
Page0:05h	SC_CNTL5	8	40h	<p>Bit[7:6]: Reserved;</p> <p>Bit[5]: 1'b1: Dual sync delay counter operation mode on; 1'b0: Dual sync delay counter operation mode off;</p> <p>Bit[4]: FSIN signal edge mode control;</p> <p>Bit[3]: 1'b0: Master sync mode; 1'b1: Slave sync mode;</p>

Address	Name	Width	Default value	Description
				Bit[2]: 1'b1: Dynamic mismatch sync mode on; 1'b0: Dynamic mismatch sync mode off; Bit[1:0]: Dual sync offset;
Page0:06h	SC_CNTL6	8	82h	Bit[7]: 1'b0: Low Frame Rate Streaming Mode off; 1'b1: Low Frame Rate Streaming Mode on; Bit[6]: 1'b0: LED mode1:led start fix; 1'b1: LED mode2:led start with int time; Bit[5]: 1'b0: BINNING disable; 1'b1: BINNING enable; Bit[4]: 1'b0: Mode 1 Digital and analog mix mode; 1'b1: Mode 2 Black and white mode; Bit[3:2]: 2'b00: Led out model1; 2'b01: Led out model2; 2'b10: Led out model3; Bit[1]: 1'b0: Window disable; 1'b1: Window enable; Bit[0]: 1'b0: Group disable; 1'b1: Group enable;
Page0:07h	VBLANK_PIX_L	8	07h	Dummy line low 8 Bits
Page0:08h	VBLANK_PIX_H	8	00h	Dummy line high 8 Bits
Page0:09h	HSYST_LOCK	8	20h	Control the rising edged of HSYNC,HSYNC rising edge low 8 Bits
Page0:0ah	HSYEN_LOCK	8	14h	Control the falling edged of HSYNC,HSYNC falling edge low 8 Bits
Page0:0bh	H_HSYNC_EDGE_LOCK	8	02h	Bit[7:4]:HSYNC rising edge[11:8]; Bit[3:0]:HSYNC falling edge[11:8];
Page0:0ch	LINE_LENGTH_L	8	4dh	Bit[7:0] :LINE_LENGTH[7:0].
Page0:0dh	LINE_LENGTH_H	4	02h	Bit[7:4]: Reserved. Bit[3:0] :LINE_LENGTH[11:8].
Page0:22h	FRAME_LENGTH_OUT_H	8	a6h	Bit[7:0] :FRAME_LENGTH_DEFAULT[7:0].
Page0:23h	FRAME_LENGTH_OUT_L	8	02h	Bit[7:0] :FRAME_LENGTH_DEFAULT[15:8].

5.4 A/D converter

The analog signals are converted to digital forms one line at a time and data are streamed out column by column. BF314DCS-W provides the 10-bit Raw Bayer data through an internal 10-bit data bus.

5.5 Automatic Black Control

The automatic black level control calculates the data of the dark row and controls the lowest black level for output image data.

Table 2. Registers for ABLC

Address	Name	Width	Default value	Description
Page0:60h	AVER_E0	8	RO	Read out black aver for E row E col, this value has been adjusted;
Page0:61h	AVER_O0	8	RO	Read out black aver for E row O col, this value has been adjusted;
Page0:62h	AVER_E1	8	RO	Read out black aver for O row E col, this value has been adjusted;
Page0:63h	AVER_O1	8	RO	Read out black aver for O row O col, this value has been adjusted;
Page0:64h	AVER_E0[9:8] AVER_O0[9:8] AVER_E1[9:8] AVER_O1[9:8]	8	RO	Bit[7:6]: Read out black level for even col and even row; Bit[5:4]: Read out black level for odd col and even row; Bit[3:2]: Read out black level for even col and odd row; Bit[1:0]: Read out black level for odd col and odd row;
Page0:65h	AVER_E0[10] AVER_O0[10] AVER_E1[10] AVER_O1[10] DARKE0_AVER[10] DARKO0_AVER[10] DARKE1_AVER[10] DARKO1_AVER[10]	8	RO	Bit[7]: Read out black level for even col and even row; Bit[6]: Read out black level for odd col and even row; Bit[5]: Read out black level for even col and odd row; Bit[4]: Read out black level for odd col and odd row; Bit[3]: Current frame BLC value for E row E col; Bit[2]: Current frame BLC value for E row O col; Bit[1]: Current frame BLC value for O row E col; Bit[0]: Current frame BLC value for O row O col;
Page0:66h	DARKE0_AVER[9:8] DARKO0_AVER[9:8] DARKE1_AVER[9:8] DARKO1_AVER[9:8]	8	RO	Bit[7:6]: Current frame BLC value for E row E col; Bit[5:4]: Current frame BLC value for E row O col; Bit[3:2]: Current frame BLC value for O row E col; Bit[1:0]: Current frame BLC value for O row O col;
Page0:67h	DARKE0_AVER	8	RO	Current frame BLC value for E row E col;
Page0:68h	DARKO0_AVER	8	RO	Current frame BLC value for E row O col;
Page0:69h	DARKE1_AVER	8	RO	Current frame BLC value for O row E col;
Page0:6ah	DARKO1_AVER	8	RO	Current frame BLC value for O row O col;
Page0:6bh	AVER_TAR_E0	8	00h	Black level target for E row E col;
Page0:6ch	AVER_TAR_O0	8	00h	Black level target for E row O col;
Page0:6dh	AVER_TAR_E1	8	00h	Black level target for O row E col;
Page0:6eh	AVER_TAR_O1	8	00h	Black level target for O row O col;
Page0:6fh	AVER_TAR_E0[9:8] AVER_TAR_O0[9:8] AVER_TAR_E1[9:8]	8	00h	Bit[7:6]: Black level target for even col and even row; Bit[5:4]: Black level target for odd col and even row; Bit[3:2]: Black level target for even col and odd row; Bit[1:0]: Black level target for odd col and odd row;

Address	Name	Width	Default value	Description
	<i>8]</i> <i>AVER_TAR_O1[9:</i> <i>8]</i>			
Page0:70h	<i>COEF</i>	8	80h	Black aver adjust coef;
Page0:71h	<i>MODE_CNTL</i>	8	23h	<p>Bit[7]: BYPASS_BC 1'b1: Bypass digital black cntl; 1'b0: Don't bypass digital black cntl;</p> <p>Bit[5:4]: DARKROW_SEL 2'b00: Select 1~8 of the 8 dark rows; 2'b01: Select 1~4 of the 8 dark rows; 2'b10: Select 3~6 of the 8 dark rows; 2'b11: Select 5~8 of the 8 dark rows;</p> <p>Bit[3]: DGAD_MODE 1'b1: Use this frame black level as AVER; 1'b0: Use last frame black level variety 1 as AVER;</p> <p>Bit[1]: MODE_CTL 1'b1: Auto; 1'b0: Manual;</p> <p>Bit[0]: DIG_MODE_CTL 1'b1: When the black aver is adjust inside the lock, then adjust one more step; 1'b0: When the black aver is adjust inside the lock ,then keep the value;</p>
Page0:72h	<i>MODE_CNTL1</i>	8	1eh	<p>Bit[7]: SINGLE_PATH_EN:four channels use same value as one of them 1'b1: Enable; 1'b0: Disable;</p> <p>Bit[6:5]: SINGLE_PATH_SEL 2'b00: Four channels use E row E co value; 2'b01: Four channels use E row O co value; 2'b10: Four channels use O row E co value; 2'b11: Four channels use O row O co value;</p> <p>Bit[4]: LAST_EN: Remove single bad pixel 1'b1: Enable; 1'b0: Disable;</p> <p>Bit[3]: SINGLE_FILT_EN :use single frame filt befor multiframe 1'b1: Enable; 1'b0: Disable;</p> <p>Bit[2]: BW_MODE_EN :black and white mode 1'b1: Use the aver of four channels; 1'b0: Use each of the four channel values;</p> <p>Bit[1]: MUL_FRAME_EN 1'b1: Use multiframe black level average as AVER; 1'b0: Use current frame black level as AVER;</p>

Address	Name	Width	Default value	Description
Page0:73h	AVER_LOCK	8	21h	Bit[7:4]: Lock value to update with current frame black level; Bit[3:0]: Lock value to update with previous frame black level +1 / -1;
Page0:74h	AVER_LOCK_SUB_B	2	00b	Bit[7]: AVER_LOCK1:{AVER_LOCK[7:4],AVER_LOCK_SUB[1],1'b0}; Bit[6]: AVER_LOCK2:{AVER_LOCK[3:0],AVER_LOCK_SUB[0]};
Page0:75h	FRAME_AVER_THRESHOLD	8	10h	Used as black level update threshold when multi frame is enable;

5.6 Lens Shading Correction

BF314DCS-W provides Lens Shading Correction to adjust images. The main purpose of this function is to compensate for lens imperfection. Each pixel has different compensate gains.

Table 3. Registers for LSC

Address	Name	Width	Default value	Description
Page0:88h	OFFSET_REG	8	00h	Lens shading offset selection; Bit[7:0]: Offset value;
Page0:89h	LENS_CTR1	8	c5h	Bit[7]: VFLIP mode control; Bit[6]: HFLIP mode control; Bit[3:2]: Center Y coordinate MSB; Bit[1:0]: Center X coordinate MSB;
Page0:8ah	y0L_r	8	94h	Center Y coordinate LSB;
Page0:8bh	x0L_r	8	42h	Center X coordinate LSB;
Page0:8ch	R_COEF	8	50h	Lens shading gain of R;
Page0:8dh	G_COEF	8	50h	Lens shading gain of G1;
Page0:8eh	B_COEF	8	50h	Lens shading gain of B;
Page0:8fh	G0_COEF	8	50h	Lens shading gain of G0;

5.7 Gamma Correction

BF314DCS-W provides Gamma Correction to adjust images. It is used for compensate the non-linear of sensor.

Table 4. Registers for GMC

Address	Name	Width	Default value	Description
Page0:b0h	k0	8	80h	Gamma correction slope coefficients 0
Page0:b1h	k1	8	70h	Gamma correction slope coefficients 1
Page0:b2h	k2	8	64h	Gamma correction slope coefficients 2
Page0:b3h	k3	8	54h	Gamma correction slope coefficients 3
Page0:b4h	k4	8	4ah	Gamma correction slope coefficients 4

Address	Name	Width	Default value	Description
Page0:b5h	<i>k5</i>	8	42h	Gamma correction slope coefficients 5
Page0:b6h	<i>k6</i>	7	3ch	Gamma correction slope coefficients 6
Page0:b7h	<i>k7</i>	7	36h	Gamma correction slope coefficients 7
Page0:b8h	<i>k8</i>	7	32h	Gamma correction slope coefficients 8
Page0:b9h	<i>k9</i>	7	2eh	Gamma correction slope coefficients 9
Page0:bah	<i>k10</i>	7	2ah	Gamma correction slope coefficients 10
Page0:bbh	<i>k11</i>	7	28h	Gamma correction slope coefficients 11
Page0:bch	<i>k12</i>	7	24h	Gamma correction slope coefficients 12
Page0:bdh	<i>k13</i>	7	22h	Gamma correction slope coefficients 13
Page0:beh	<i>k14</i>	7	20h	Gamma correction slope coefficients 14
Page0:bfh	<i>COM_REG</i> <i>DakCtr</i> <i>AUTO_EN</i> <i>EDGE_SEL</i> <i>GAMMA_SEL</i>	4	07h	Bit[7]: COM_REG 1'b0: There is no threshold for decreasing color in dark conditions; 1'b1: There is the minimum threshold for decreasing color in dark conditions; Bit[6:4]: COM_REG , minimum threshold for decreasing color in dark conditions; Bit[3]: DakCtr 1'b0: Decrease color in dark conditions; 1'b1: Don't decrease color in dark conditions; Bit[2]: AUTO_EN 1'b0: Fixed gamma; 1'b1: Auto gamma; Bit[1]: EDGE_SEL 1'b0: When edge ,use G_aver to do gamma; 1'b1: Use G_aver to do gamma; Bit[0]: reserved
Page0:c0h	<i>EDGE_TH</i>	8	2fh	The threshold to judge edge, it's easier to be judged to edge when this value become smaller;
Page0:c1h	<i>Noise_off_tmp</i>	8	1fh	Bit[7:6]: Reserved; Bit[5:0]: When this value is larger, the color is decreased more in dark conditions;
Page0:c2h	<i>COEF_SEL</i> <i>OFFSET_ME</i>	7	00h	Bit[7]: reserved Bit[6:0]: The manual written gamma offset;

5.8 Test pattern mode

BF314DCS-W provides a test pattern mode to output different fixed images.

Table 5. Registers for TP

Address	Name	Width	Default value	Description
Page0:80h	<i>TEST_MODE</i>	8	00h	Bit[7:0]: 8'h00: Normal output; Bit[7:0]: 8'h01~8'h0f: Overlay vertical bar pattern; Bit[7:0]: 8'h10~8'h1f: Overlay horizontal bar pattern;

				Bit[7:0]: 8'h20~8'h2f: Overlay vertical gradual pattern; Bit[7:0]: 8'h30~8'h3f: Overlay horizontal gradual pattern; Bit[7:0]: 8'h40~8'h5f: Overlay manual pattern; Bit[7:0]: 8'h60~8'h7f: Overlay auto scan mode; Bit[7:0]: 8'h80~8'h8f: Fixed vertical bar pattern; Bit[7:0]: 8'h90~8'h9f: Fixed horizontal bar pattern; Bit[7:0]: 8'ha0~8'haf: Fixed vertical gradual pattern; Bit[7:0]: 8'hb0~8'hbf: Fixed horizontal gradual pattern; Bit[7:0]: 8'hc0~8'hdf: Fixed manual pattern; Bit[7:0]: 8'he0~8'hff: Fixed auto scan mode.
Page0:81h	MAN_R	8	80h	Define R value.
Page0:82h	MAN_G	8	80h	Define G value.
Page0:83h	MAN_B	8	80h	Define B value.

5.9 AEC/AGC

AEC/AGC is adjusted change the image brightness.BF314DCS-W adjusts exposure time by AEC, and it adjusts gain value by AGC. They work together to adjust the image brightness into the range of setting threshold.

Table 6. Registers for AEC/AGC

Address	Name	Width	Default value	Description
Page1:62h	STEP_NUM	4	6h	Bit[7:4]:Reserved. Bit[3:0]:Int_time adjust step every frame.
Page1:63h	INT_TIM_LSB K_GLB_GAIN	8	86h	Bit[7:4]:real integration time LSB,littler than 1 row. Bit[3:0]:K_GLB_GAIN,LSB of GLB_GAIN slope.
Page1:64h	DIG_TAR_MEN Y_Tar_DG	8	40h	Bit[7]: digital gain target modify switch. 1'b0:off 1'b1:on Bit[6:0]: digital gain target(Y_Tar_DG*2).
Page1:65h	BW_GAIN_TH	8	2fh	Bit[7:0]:BW_GAIN_TH the threshold of change to black and white mode,when glb_gain >bw_th+BW_CONTROL(0x70[3:0]) && int_tim=int_max, will switch to black_white mode
Page1:66h	COM8	8	05h	Bit[7] 1'b1:AE_TAR 1'b0:AE_TAR MODIFY (decrease the target brightness based on the number of over exposure pixels) Bit[6]: 1'b0: digit gain disable; 1'b1: digit gain enable Bit[5]: the high Bit of INT_STEP_60 Bit[4]: the high Bit of INT_STEP_50. Bit[3]: GLB_GAIN0 written is effective when AGC disable 1'b0:GLB_GAIN0 written disable 1'b1:GLB_GAIN0 written enable Bit[2]: 1'b1:AGC Enable 1'b0: AGC disable Bit[1]: Group switch 1'b1:on 1'b0:off Bit[0]: AEC Enable. 0:disable , 1: Enable.

Address	Name	Width	Default value	Description
Page1:67h	COM1	8	8ah	<p>Bit[7]: data select 1'b1:RAW data 1'b0: YUV data;</p> <p>Bit[6]: AE steps control : 1'b1:2X steps 1'b0:1X step</p> <p>Bit[5:4]: WINDOW_SEL center window select 2'b00 :ROW*12/16 COL*12/16 2'b01: ROW*10/16 COL*10/16 2'b10: ROW*8/16 COL*8/16 2'b11: ROW*6/16 COL*6/16</p> <p>Bit[3]: Control the adjustive speed of digital gain 1'b0 :Y_DIFF_D[7:1] (1times) 1'b1 :Y_DIFF_D (2 times)</p> <p>Bit[2:0]:WEIGHT_SEL; 3'b000: 4/8*center+4/8*border; 3'b 001: 5/8*center+3/8*border; 3'b010: 6/8*center+2/8*border; 3'b011: 7/8*center+1/8*border; 1'b100~111: center 100%</p>
Page1:68h	Y_AVER	8	RO	Bit[7:0]:the Y_aver of the current frame
Page1:69h	P_PIXEL_OE	8	RO	Bit[7:0]: the number of the over exposure pixels used to modify the target brightness and the adjusting speed.
Page1:6ah	GLB_GAIN0	8	18h	Bit[7:0]:GLB_GAIN0 register
Page1:6bh	INT_TIM[15:8]	8	01h	Bit[7:0]:real integration time MSB
Page1:6ch	INT_TIM[7:0]	8	36h	Bit[7:0]:real integration time LSB.
Page1:6dh	DIG_GAIN	8	10h	Bit[7:0]:the value of DIG_GAIN
Page1:6eh	DIG_GAIN_MAX	8	a4h	<p>Bit[7:4]: the smallest value the target brightness can achieve.(AE_TAR_M=AE_TAR*TAR_BASE1[3:0]/16).the smaller TAR_BASE1[3:0] is,the quicker the AE adjusting,to calculate AE_TAR_M;</p> <p>Bit[3:0]: DIG_GAIN_MAX[3:0]*16 as the limit of DIG_GAIN</p>
Page1:6fh	AE_TAR1	8	4fh	<p>Bit[7]: reserved .</p> <p>Bit[6:0] :Y target value. actually,{0x04[6:0],1'b0} is used</p>
Page1:70h	BW_CONTROL	8	15h	<p>Bit[7]:BLACK_EN(RO).</p> <p>Bit[6]:reserved.</p> <p>Bit[5:4]:BW_CONTROL2 2'b00: output the black_white mode automatically; 2'b01: for INFRA_ON control (external hardware control). 2'b10: show colorized. 2'b11: show black and white.</p> <p>Bit [3:0]:the gain bound for BW switch(use with 0x65).</p>
Page1:71h	AE_LOC	8	88h	<p>Bit[7:4]: lock for AEC</p> <p>Bit[3:0]: lock for AGC</p>
Page1:72h	AE_MODE	8	dah	Bit[7]: AE test mode control 1'b1 :normal

Address	Name	Width	Default value	Description
				<p>1'b0 :test mode Bit[6]: 1'b0 : AE adjusts every two frames ; 1'b1: AE adjusts every frame enable Bit[5:4]:G_MIN_SLOPE When INT_TIM >INT_MID , gain Coefficients: 2'b00: 0 ; 2'b01: 1 ; 2'b10: 2 ; 2'b11: 3 . Bit[3:2]: P_OE_SEL (what is P_OE_SEL) 2'b00:/2^15 2'b01:/2^16 2'b10:/2^17 2'b11:/2^18 Bit[1]: 1'b0:choose 60HZ step ,1'b1:choose 50HZ step. Bit[0]: AE is adjusted by men, effective when test mode(0x72[7]==1'b0)</p>
Page1:73h	AE_SPEED	8	00h	Bit[7:4] : the speed of adjusting from light to dark Bit[3:0] : the speed of adjusting from dark to light
Page1:74h	INT_MAX_I2C	8	88h	Bit[7]:INT_ENABLE:switch for select the speed when AE adjust form bright to dark. 1'b1:fast . 1'b0: slow.(disable in PAL mode) Bit[6]: reserved, Bit[5:0]:INT_MAX the MAX steps of integral time
Page1:75h	INT_MID_I2C	8	45h	Bit[7:4]:the lock(Bit[7:4]*4) threshold for when the next frame's P_PIXEL_OE is larger than the former frame's P_PIXEL_OE ,then update the P_PIXEL_OE value Bit[3:0]:INT_MID: the integral time when the GLB_MIN begin to become larger in order to adjust the picture more fast.
Page1:76h	INT_MIN	8	82h	Bit[7]: 1'b0 :one step is the least integraltion time(as INT_STEP_60 or INT_STEP_50) ; 1'b1: INT_MIN is Bit[6:0].(the minimum integraltion time will be INT_MIN[6:0] row. Bit[6:0]:INT_MIN.
Page1:77h	INT_STEP_50	8	36h	Bit[7:0]:the low 8 Bits of the minimum integral time for every step to avoid flicker for 50HZ light , Bit[8] is in 0x66[4] (COM8[4])
Page1:78h	INT_STEP_60	8	02h	Bit[7:0]:the low 8 Bits of the minimum integral time for every step to avoid flicker for 60HZ light , Bit[8] is in 0x66[5] (COM8[5])
Page1:79h	YAVER_LOCK	8	c0h	Bit[7:0]:YAYER_LOCK : threshold for AE adjust from bright to dark
Page1:7ah	DIG_LOCK_TH Y_OV_TH	8	82h	Bit[7:4]:DIG_LOCK_TH,lock for DIG_GAIN. Bit[3:0]:Y_OV_TH ,When (Y_AVER-AE_TAR) > Y_OV_TH[3 :0]*16,if AE adjusts every frame enabled,it will adjusts every frame.
Page1:7bh	TAR_BASE0	8	03h	Bit[7:4]: (192+Bit[7 :4]*4) as threshold to judge one pixel whether to be over exposure pixel; Bit[3:0]:used to control the start of AE
Page1:7ch	TAR_BASE1	8	84h	Bit[7:4]: Is used to modify the difference of Y_AVER and modified AE_TAR) .the smaller TAR_BASE1[7:4] is ,the slower

Address	Name	Width	Default value	Description
				the AE adjusting. Bit[3:0]:it is set to limit the speed of AE to avoid over adjusting.the bigger it is ,the quicker the AE adjusting.
Page1:7dh	<i>YBRIGHT_TH</i>	8	b5h	Bit[7:4] : the speed of AE to adjust from dark to bright.the bigger it is ,the quicker the AE adjusting. Bit[3:0] : YBRIGHT_TH[3:0] *16 as the threshold for Y_AVER to judge outdoor scene
Page1:7eh	<i>INT_TIM_TH</i>	8	50h	Bit[7:0]:Threshold for INT_TIME to judge outdoor scene.
Page1:7fh	<i>GAIN_ALL</i>	8	RO	GAIN_ALL=GLOBE_GAIN*DIG_GAIN
Page1:80h	<i>Gain_OR_Last[7:0]</i>	8	1bh	Bit[7:0]:The value of gain_or_last to get the GLB_GAIN0 through some operation
Page1:81h	<i>GLB_MIND1</i>	8	18h	Bit[7:0]:GLB_MIN1 8 Bits
Page1:82h	<i>GLB_MAXD1</i>	8	4bh	Bit[7:0]:GLB_MAX1 8 Bits
Page1:83h	<i>GLB_MIND2</i>	8	4bh	Bit[7:0]:GLB_MIN2 8 Bits
Page1:84h	<i>GLB_MAXD2</i>	8	6bh	Bit[7:0]:GLB_MAX2 8 Bits
Page1:85h	<i>GLB_MAXD3</i>	8	ffh	Bit[7:0]:GLB_MAX3 8 Bits

5.10 MIPI

BF314DCS-W provides mobile industry processor interface(MIPI).Sensor supports 1-2 lanes to transfer 8/10 bit image data.




Figure 3.High-Speed Data Transmission in Bursts

Table 7. Registers for MIPI_control

Address	Name	Width	Default value	Description
Page1:00h	<i>D_LPX</i>	4	8h	Bit[7:4]:reserved Bit[3:0]:the length of LPX
Page1:01h	<i>HS_PREPARE</i>	5	08h	Bit[7:5]:reserved Bit[4:0]:the length of HS_PREPARE
Page1:02h	<i>HS_ZERO</i>	5	18h	Bit[7:5]:reserved

Address	Name	Width	Default value	Description
				Bit[4:0]:the length of HS_ZERO
Page1:03h	<i>HS_TRAIL</i>	5	0bh	Bit[7:5]:reserved Bit[4:0]:the length of HS_TRAIL
Page1:04h	<i>Clk_LPX</i>	4	8h	Bit[7:4]:reserved Bit[3:0]:the length of Clk_LPX
Page1:05h	<i>Clk_PREPARE</i>	5	09h	Bit[7:5]:reserved Bit[4:0]:the length of Clk_PREPARE
Page1:06h	<i>Clk_ZERO</i>	6	10h	Bit[7:6]:reserved Bit[5:0]:the length of Clk_ZERO
Page1:07h	<i>Clk_PRE</i>	4	bh	Bit[7:4]:reserved Bit[3:0]:the length of Clk_PRE
Page1:08h	<i>Clk_POST</i>	6	10h	Bit[7:6]:reserved Bit[5:0]:the length of Clk_POST
Page1:09h	<i>Clk_TRAIL</i>	4	bh	Bit[7:4]:reserved Bit[3:0]:the length of Clk_TRAIL
Page1:0ah	<i>VC image_type</i>	8	2bh	Bit[7:6]:VC, Virtual Channel Identifier .2'b01: 2-Lane system; 2'b00: 1-Lane system. Bit[5:0]:image_type 0x00~0x07:Synchronization Short Packet Data Type Codes: 0x00:Frame Start Code 0x01:Frame End Code 0x02:Line Start Code (Optional) 0x03:Line End Code (Optional) 0x04~0x07:reserved 0x08~0x0F:Generic Short Packet Data Type Codes: 0x28~0x2F:RAW Data: 0x2A:RAW8;0x2B:RAW10; 0x30~0x37:User Defined Byte-based Data: 0x30~0x33:User Defined 8-bit Data Type 1~4 0x34~0x37:reserved 0x38~0x3F:reserved.
Page1:0bh	<i>frame_num_max_H</i>	8	00h	High Byte of Max Frame_Counter of Frame Sync Short Packet
Page1:0ch	<i>frame_num_max_L</i>	8	00h	Low Byte of Max Frame_Counter of Frame Sync Short Packet
Page1:0dh	<i>ECC_CNTL</i> <i>EN_MIPI_CLK</i> <i>Dat_Lane_en1</i> <i>CLK_Lane_en</i> <i>Clk_Switch</i>	8	1fh	Bit[7:5]:control the ECC Generation. 3'b000:{WC,DI} ; 3'b001:{WC[7:0],WC[15:8],DI}; 3'b010:{DI,WC} ; 3'b011:{DI,WC[7:0],WC[15:8]}; 3'b100:{WC[0:15],DI[0:7]} ; 3'b101:{WC[0:7],WC[8:15],DI[0:7]}; 3'b110:{DI[0:7],WC[0:15]} ; 3'b111:{DI[0:7],WC[8:15],WC[0:7]}; Bit[4]:1'b1:MIPI enable ; 1'b0:MIPI disable. Bit[3]:MDP1/MDP1 control 1'b1:data lane1 enable; 1'b0:data lane1 disable. Bit[2]:MDP0/MDP0 control

Address	Name	Width	Default value	Description
				1'b1:data lane0 enable; 1'b0:data lane0 disable. Bit[1]:1'b1:clock lane enable; 1'b0:clock lane disable. Bit[0]:1'b0:continuous clock mode; 1'b1:non-continuous clock mode.
Page1:0eh	<i>FIX_data_EN</i> <i>Lane_change</i> <i>EN_Bit10</i> <i>Line_SP_sel</i> <i>Line_cnt_en</i> <i>frame_cnt_en</i> <i>Vsync_sel</i>	7	10h	Bit[7]:1'b1:2 lane enable. 1'b0: just 1 lane enable Bit[6]:1'b1:fix data output,the fix data is FIX_data ; 1'b0:normal data output. Bit[5]:reserved. Bit[4]:raw10 enable. 1'b1:the data is raw10; 1'b0:the data is raw8. Bit[3]:1'b1:LS and LE will be output ; 1'b0:LS and LE didn't be output. Bit[2]:1'b0:WC in LS and LE is always 0;1'b1:WC in LS and LE isn't 0; Bit[1]:1'b0:WC in FS and FE is always 0;1'b1:WC in FS and FE isn't 0 . Bit[0]:1'b0:VSYNC_IMAGE is be packed ; 1'b1:VSYNC_DAT is be packed.
Page1:0fh	<i>Continue_HS_EN</i> <i>CLK_ULPS_EN</i> <i>DAT_ULPS_EN1</i> <i>EM_LP_lenght</i>	8	05h	Bit[7]:1'b1:between line and line,frame and frame,the state of the DP and DN is HS. 1'b0:between line and line,frame and frame,the state of the DP and DN is LP. Bit[6]:1'b1:enable clock lane ULPS state; 1'b0:disable clock lane ULPS state; Bit[5]:reserved. Bit[4]:1'b1:enable data lane 1 ULPS state; 1'b0:disable data lane 1 ULPS state; Bit[3:0]:The length of each individual LP state period. EM_LP_lenght > = D_LPX. The mode enter into ULPS mode at this time.
Page1:10h	<i>FIX_data_H</i> <i>CLK_Lane_DIS_LP</i> <i>Dat_Lane2_DIS_LP</i> <i>Dat_Lane1_DIS_LP</i>	8	3fh	Bit[7:6]:FIX_data[9:8]; Bit[5:4]:when CLK_Lane_en=1, CLK_LP=CLK_Lane_DIS_LP; Bit[3:2]:when Dat_Lane_en1=1,LANE2_LP=Dat_Lane2_DIS_LP. Bit[1:0]:when Dat_Lane_en1=1,LANE1_LP=Dat_Lane1_DIS_LP.
Page1:11h	<i>FIX_data_L</i>	8	00h	Bit[7:0]:FIX_data[7:0];
Page1:12h	<i>MASK_1ST_EN</i>	5	11h	Bit[5]:1'b1:LANE test mode off; 1'b0:LANE test mode on; Bit[3]:1'b1:SRAM test mode on; 1'b0:SRAM test mode off; Bit[2]:1'b1:when softpowerup transmission start with LP state; 1'b0:when softpowerup transmission start with HS state; Bit[1]:1'b1:disable SRAM; 1'b0:enable SRAM;

Address	Name	Width	Default value	Description
				Bit[0]:1'b1:normal; 1'b0:mask 1ST Frame ;

5.11 Trigger mode

Trigger signal can be controlled by input PAD or internal registers. When the signal occurs from 0 to 1,BF314DCS-W starts to exposure. Image data output starts after exposure time setting by INT_TIM registers. The trigger signal must be a pulse and the minimum width is 4 master clock periods. For any one pulse,BF314DCS-W can output N<16 frames setting by registers.




Figure 4.output with trigger mode
Table 8. Registers for Trigger_control

Address	Name	Width	Default value	Description
Page0:04h	SC_CNTL4	8	81h	Bit[7]:1'b1:TRIGGER mode enable; 1'b0:TRIGGER mode disable; Bit[6]:1'b1:master TRIGGER mode; 1'b0:slave TRIGGER mode ; Bit[5]:the trigger register in TRIGGER mode ; Bit[4]:1'b1:master TRIGGER mode ,trigger by pin; 1'b0:slave TRIGGER mode enable,trigger by register; Bit[3:0]:output frame number in TRIGGER mode ;

5.12 Flash control

LED_STB_OFFSET register is used for controlling the LED signal. when internal exposure started,LED signal will occur from 0 to 1,it can be adjusted by delay time changed.when the integration time end,LED signal will occur from 1 to 0.




Figure 5.LED/FLASH control mode
Table 9. Registers for LED_control

Address	Name	Width	Default value	Descriptions
Page0:2bh		8	00h	Control the offset of LED signal ; start position will be changed.

Address	Name	Width	Default value	Descriptions
	<i>LED_STB_OFFSET</i>			
Page0:49h	<i>LED_FMST_HSB_INTVL</i>	8	01h	Bit[7:4]: LED_FMST high 4 bits; Bit[3:0]: INTVL;
Page0:4ah	<i>LED_FMST_LSB</i>	8	20h	LED_FMST low 8 bits;

5.13 Serial/Overlap

BF314DCS-W includes serial output mode and overlap mode controlled by Bit[7] of Page0:02h, it has different integration time control and output position.




Figure 6.different VSYNC output mode

5.14 Output mode

BF314DCS-W can output different size and different image data.

Table 10. Registers for Output_control

Address	Name	Width	Default value	Description
Page0:c8h	<i>COM7</i>	8	1h	Bit[7:4]:reserved Bit[3]:BAYRAW_ADJ_EN,raw data output enable 1'b1 : enable 1'b0:disenable Bit[2]:PRO_SEL, raw data selection: 1'b1:process data output 1'b0:bayer raw data output Bit[1]:Domain selection. Bit[0]:RAW0_EN,raw data output enable: 1'b1:enable 1'b0:disenable Declaration for Bit[3:0]: RAW:4'b0001; Process Raw :4'b0101; BAYRAW_ADJ :4'b1001.
Page0:c9h	<i>COM10</i>	8	00h	Bit[7]:DAT_MODE 1'b0:output normal dat; 1'b1:output fixed value: dat=dat_VAL,dat=dat_VAL;assign DATA_VALU = COM4[6] Bit[6]:fixed value of output DATA,if DAT_MODE=1&DATA_VALU=0,output DATA_VALU=0;if DAT_MODE=1&DATA_VALU=1,output DATA_VALU=1;

Address	Name	Width	Default value	Description
				<p>else,data output normal mode</p> <p>Bit[5]:1'b0:output normal HSYNC/VSYNC; 1'b1:output fixed value: HSYNC=HSYNC_VAL,VSYNC=VSYNC_VAL</p> <p>Bit[4]:reserved</p> <p>Bit[3]:output HSYNC selection 1'b1:HSYNC,1'b0:HREF</p> <p>Bit[2]:the polarity of HREF 1'b1:active low,1'b0:active high</p> <p>Bit[1]:the polarity of VSYNC 1'b1:active low,1'b0:active high;</p> <p>Bit[0]:the polarity of HSYNC 1'b1:active low,1'b0:active high;</p>
Page0:cah	HSTART	8	00h	Bit[7:0]:Output Format-Horizontal Frame(HSYNC column)start high 8-bit(low 2bits are at VHSYNC[1:0])
Page0:cbh	HSTOP	8	d1h	Bit[7:0]:Output Format-Horizontal Frame(HSYNC column)end high 8-bit(low 2 bits are at VHSYNC[3:2])
Page0:cch	VSTART	8	00h	Bit[7:0]:Output Format-Vertical Frame(row)start high 8-Bit(low 2 bits are at VHSYNC[5:4])
Page0:cdh	VSTOP	8	a0h	Bit[7:0]:Output Format-Vertical Frame(row)end high 8-Bit(low 2 bits are at VHSYNC[7:6])
Page0:ceh	VHSYNC	8	08h	<p>Bit[7:6]: VSYNC end low 2 bits(high 8 bits at VSTOP[7:0])</p> <p>Bit[5:4]: VSYNC start low 2 bits(high 8 bits at VSTART[7:0])</p> <p>Bit[3:2]: HSYNC end low 2 bits(high 8 bits at HSTOP[7:0])</p> <p>Bit[1:0]: HSYNC start low 2 bits(high 8 bits at HSTART[7:0])</p>
Page0:cfh	COM3	8	10h	<p>Bit[7:6]:reserved;</p> <p>Bit[5]:DARK_ROW_OUTPUT 1'b1:enable 1'b0:disable.</p> <p>Bit[4]:VSYNC output selection 1'b1:VSYNC_DAT, 1'b0:VSYNC_IMAGE ;</p> <p>Bit[3]:HSYNC_MODE 1'b0:no hsync when vsync_dat=0; 1'b1:always has hsync no matter vsync_dat=0 or not</p> <p>Bit[2]:CROSS_CTL 1'b0: Output 8'h00 during hblank 1'b1: Output normally during hblank</p> <p>Bit[1]:AE_OP_MARK,symbol for bright pixels.</p> <p>Bit[0]:WHITE_EN,symbol for white pixels.</p>
Page0:d0h	COM4	8	00h	<p>Bit[7]:MAN data enable(use with 0xd1、0xd2) 1'b1:enable 1'b0:disnable</p> <p>Bit[6]:Negative Pixel, 1'b0: Normal, 1'b1: Enable negative pixel ;</p> <p>Bit[5]:Negative Pixel, 1'b0: Normal,</p>

Address	Name	Width	Default value	Description
				1'b1: Enable negative pixel (When the pixel's Y_AVER is bigger than 128); Bit[4]:reserved; Bit[3:0]:skip frame counter;if FRAME_CNT_REG=0,skip no frame

6. Specifications

6.1 Electrical Characteristics

6.1.1 Absolute Maximum Ratings

- Supply voltage (VDDIO): 1.7 ~ 3.5 V
- Supply voltage (VDDD): 1.45 ~ 1.55 V
- Supply voltage (VDD3A): 3.1~ 3.5 V
- Operating temperature: -40~105°C
- Storage temperature: -30~60°C
- ESD Rating, Human Body mode: 3000 V

Caution: Stresses exceeding the absolute maximum ratings may induce failure.

6.1.2 DC Parameters

Table 11.DC Operation Conditions

Symbol	Parameter	Unit	Min.	Typ.	Max.	Notes
VDDIO	I/O power supply	V	1.7	3.3	3.5	1
VDDD	Digital power supply	V	1.45	1.5	1.55	2
VDD3A	Analog power supply	V	3.1	3.3	3.5	--
Vih	Input voltage logic "1"	V	0.7*VDDIO	--	--	--
Vil	Input voltage logic "0"	V	--	--	0.2*VDDIO	--
Voh	Output voltage logic "1"	V	0.9*VDDIO	--	--	--
Vol	Output voltage logic "0"	V	--	--	0.1*VDDIO	--
I_vddio	VDDIO supply current, normal operation mode	mA	0.1	22	--	2
I_vddd	VDDD supply current,	mA	--	30	70	2
I_vdd3a	VDD3A supply current,	mA	--	30	--	2

Note:

1. VDDIO=3.3V default or VDDIO=1.8V
2. The current of VDDD and VDDIO will have different value in MIPI mode and parallel mode, the Current of power is decided by the work mode, ex. Frequency of clock and output format. the Max. Current will not appear at the same time.

6.1.3 Clock Requirement

Table 12.AC Operation Conditions

Symbol	Parameter	Unit	Min.	Typ.	Max.	Notes
--------	-----------	------	------	------	------	-------

Symbol	Parameter	Unit	Min.	Typ.	Max.	Notes
MCLK	External clock frequency	MHz	--	6~27	--	1
PCLK	Master clock	MHz	--	74.25	81	2
SCL	two-wire serial interface clock frequency	KHz	--	400	--	3

Note:

1. MCLK is the input clock and it is the input of PLL.
2. PCLK is the pixel clock of the system, and it can be generated by PLL. For MIPI output mode, the frequency will be higher.
3. SCL is driven by host processor. For the detail serial bus timing, refer to two-wire serial Interface section

6.2 Electro-Optical Characteristics

Clock frequency: 81MHz.

Operating voltage: VDDIO=3.3V,VDD3A=3.3V,VDDD=1.5V

Operating temperature: 25°C

Table 13.Electro-Optical Characteristics

Parameter	Unit	Min.	Typ.	Max.	Notes
Sensitivity	V/Lux·sec	--	TBD		1
Dark current	mV/sec	--	TBD	--	2
S/N ratio	dB	--	TBD	--	--
Dynamic Range	dB	--	TBD	--	--
Frame Rate	fps	--	120	120	3

Notes:

1. With color filter, measured at 50 lux green light condition at room temperature.
2. Measured at dark condition for exposure time of 1s (25 Celsius).
3. With 1280×720 window size at PCLK 74.25MHz for MIPI 2-lane mode.

6.3 Timing

6.3.1 The Sensor-core Readout Mode




Figure 7.Horizontal Timing Raw Bayer Data

6.3.2 The output Frame Timing




Figure 8. Output Frame Timing

Table 14.AC Characteristics

Symbol	Descriptions	Min.	Typ.	Max.	Unit
t_{P}	Pixel output clock period	12	13.8	--	ns
f_{VCLK}	Video Clock Frequency f_{VCLK} can be adjusted by PLL	--	74.25	81	MHz
t_{LINE}	Line length	--	$1650 \times t_{\text{P}}$	--	ns

6.4 Color Filter Spectral Characteristics

The optical spectrum of color filters is shown below.




Figure 9. Spectral Characteristics

6.5 CRA(Chief Ray Angle linear 26.78°)

7. Two-wire serial interface& Register

7.1 Theory of Operation

The registers of BF314DCS-W are written and read through the two-wire serial interface. BF314DCS-W has two-wire serial interface slave. BF314DCS-W is controlled by the two-wire serial interface clock (SCL), which is driven by the two-wire serial interface master. Data is transferred into and out of BF314DCS-W through the two-wire serial interface data (SDA) line. The SCL and SDA lines are pulled up to VDDIO by a $2k\Omega$ off-chip resistor. Either the slave or the master device can pull the lines down. The two-wire serial interface protocol determines which device is allowed to pull the two lines down at any given time.

Note: Two-wire serial interface device address of BF314DCS-W is 7'b1101110 (0X6e) or 7'b1101101 (0X6d), it can control by input ID_SEL PAD, it doesn't include W/R bit.

Start bit

The start bit is defined as a HIGH to LOW transition of the data line while the clock line is HIGH.

Stop bit

The stop bit is defined as a LOW to HIGH transition of the data line while the clock line is HIGH.

Slave Address

The 8-bit address of a two-wire serial interface device consists of 7 bits of address and 1 bit of direction. A0 in the LSB of the address indicates write mode, and A1 indicates read-mode.

Data bit transfer

One data bit is transferred during each clock pulse. The two-wire serial interface clock pulse is provided by the master. The data must be stable during the HIGH period of the two-wire serial interface clock: it can only change when the two-wire serial interface clock is LOW. Data is transferred 8 bits at a time, followed by an acknowledge bit.

Acknowledge bit

The receiver generates the acknowledge clock pulse. The transmitter (which is the master when writing, or the slave when reading) releases the data line, and receiver indicates an acknowledge bit by pulling the data line low during the acknowledge clock pulse.

No-acknowledge bit

The no-acknowledge bit is generated when the data line is not pulled down by the receiver during the acknowledge clock pulse. A no-acknowledge bit is used to terminate a read sequence.

Sequence

A typical read or write sequence begins by the master sending a start bit. After start bit, the master sends the slave device's 8-bit address. The last bit of the address determines if the request will be a read or a write, where a 0 indicates a write and a 1 indicates a read. The slave device acknowledges its address by sending an acknowledge bit back to the master.

If the request was a write, the master then transfers the 8-bit register address to which a write should take place. The slave sends an acknowledge bit to indicate that the register address has been received. The master then transfers the data 8 bits at a time, with the slave sending an acknowledge bit after each 8 bits. The BF314DCS-W uses 8 bit data for its internal registers, thus requiring one 8-bit transfer to write to one register. After 8 bits are transferred, the register address is automatically incremented, so that the next 8 bits are written to the next register address. The master stops writing by sending a start or stop bit.

A typical read sequence is executed as follows. First the master sends the write-mode slave address and 8-bit register address just as in the write request. The master then sends a start bit and the read-mode slave address. The master then clocks out the register data 8 bits at a time. The master sends an acknowledge bit after each 8-bit transfer. The register address is auto-incremented after each

8 bit is transferred. The data transfer is stopped when the master sends a no-acknowledge bit.

7.2 Two-wire Serial Interface Functional Description


Single Write Mode Operation




Multiple Write Mode (Register address is increased automatically)¹ operation



Single Read Mode Operation



Multiple Read Mode (Register address is increased automatically)¹ Operation



From master to slave

S: Start condition. Sr: Repeated Start (Start without preceding stop.)

Slave Address: for device address 7'b1101110 (0X6e)

write address = DCh = 11011100b

read address = DDh = 11011101b

Slave Address: for device address 7'b11011101 (0X6d)

write address = DAh = 11011101b

read address = DBh = 110111011b

R/W: Read/Write selection. High = read, LOW = write.

A: Acknowledge bit. NA: No Acknowledge.

Data: 8-bit data P: Stop condition

Note1: Continuous writing or reading without any interrupt increases the register address automatically.

If the address is increased above valid register address range, further writing does not affect the chip operation in write mode. Data from invalid registers are undefined in read mode.

7.3 The Two-wire Serial Interface Timing




Figure 10.Two-Wire Serial Interface Timing

Table 15.AC Characteristics

Symbol	Descriptions	Min.	Typ.	Max.	Unit
t_R, t_F	two-wire serial interface rise/fall times	--	--	300	ns
t_{LOW}	Clock Low Period	1.3	--	--	us
t_{HIGH}	Clock High Period	600	--	--	ns
$t_{HD:STA}$	Start condition Hold Time	600	--	--	ns
$t_{SU:STA}$	Start condition Setup Time	600	--	--	ns
$t_{HD:DAT}$	Data-in Hold Time	0	--	--	ns
$t_{SU:DAT}$	Data-in Setup Time	100	--	--	ns
$t_{SU:STO}$	Stop condition Setup Time	600	--	--	ns

7.4 Registers for system control

Table 16. BF314DCS-W system control registers

Address	Name	Width	Default value	Description
Page1:e0h	<i>REG_CTR0</i>	8	96h	Bit[7:6]: Current reserved for VCO MIPI Bit[5:4]: Up down current reserved for VCO MIPI; Bit[3:0]: PLL pre divider select;
Page1:e1h	<i>REG_CTR1</i>	8	a5h	Bit[7:0]: PLL loop divider LSB;
Page1:e2h	<i>REG_CTR2</i>	8	64h	Bit[7:6]: Up down current reserved for VCO AD; Bit[5:4]: Current reserved for VCO AD; Bit[3]: En_ivco; Bit[2]: VCO AD select; Bit[1]: PLL CLK bypass; 1'b0: XCLK input; 1'b1: Normal clock; Bit[0]: PLL loop divider HSB;
Page1:e3h	<i>REG_CTR3</i>	8	6ah	Bit[7:5]: VDDC voltage select $V=0.8V+Bit[7:5];$ Bit[4:2]: Control bias of CMP 3'b000: 0uA; 3'b001: 1uA; 3'b010: 2uA; 3'b011: 3uA; 3'b100: 4uA; 3'b101: 5uA; 3'b110: 6uA; 3'b111: 7uA; Bit[1]: Counter buffer clock delay select 1'b0: delay 0ns; 1'b1: delay 2ns; Bit[0]: Ramp clock select 1'b0: 1/2 frequency clock; 1'b1: normal clock;
Page1:e4h	<i>REG_CTR4</i>	8	ddh	Bit[7]: VDDP power down 1'b0: Work normal; 1'b1: VDDP=VDD3A; Bit[6:4]: VDDP for pixel voltageset select $V=2.4V+Bit[6:4];$ Bit[3]: VAB power down 1'b0: work normal; 1'b1: VAB=VDD3A; Bit[2:0]: VAB for pixel voltageset select $V=2.4V+Bit[2:0];$
Page1:e5h	<i>REG_CTR5</i>	8	8bh	Bit[7:4]: PCP voltageset select

Address	Name	Width	Default value	Description
				<p>4'b0000: 2.6V; 4'b1000: 3.4V; 4'b0001: 2.7V; 4'b1001: 3.5V; 4'b0010: 2.8V; 4'b1010: 3.6V; 4'b0011: 2.9V; 4'b1011: 3.7V; 4'b0100: 3.0V; 4'b1100: 3.8V; 4'b0101: 3.1V; 4'b1101: 3.9V; 4'b0110: 3.2V; 4'b1110: 3.95V; 4'b0111: 3.3V; 4'b1111: 3.95V;</p> <p>Bit[3:0]: RAMP1 voltage select 4'b0000: 515mV; 4'b1000: 750mV; 4'b0001: 536mV; 4'b1001: 796mV; 4'b0010: 559mV; 4'b1010: 847mV; 4'b0011: 583mV; 4'b1011: 905mV; 4'b0100: 611mV; 4'b1100: 973mV; 4'b0101: 640mV; 4'b1101: 1052mV; 4'b0110: 673mV; 4'b1110: 1144mV; 4'b0111: 710mV; 4'b1111: 1255mV;</p>
Page1:e6h	REG_CTR6	8	11h	<p>Bit[7:6]: Test_MUX output select 2'b00: VDDP; 2'b01: VR_CP; 2'b10: VAB; 2'b11: PIXOUT;</p> <p>Bit[5]: Pclk in mipi output select 1'b0: 1/5 divider(MIPI); 1'b1: 1/2 divider;</p> <p>Bit[4:2]: Adjust Vref of LVDS 3'b000: 488.8mV; 3'b001: 469.6mV; 3'b010: 449.2mV; 3'b011: 427.8mV; 3'b100: 405.0mV; 3'b101: 380.9mV; 3'b110: 355.3mV; 3'b111: 328.1mV;</p> <p>Bit[1:0]: Reference of LVDS(MIPI LP) 2'b00: 1274mV; 2'b01: 1206mV; 2'b10: 1160mV; 2'b11: 1115mV;</p>
Page1:e7h	REG_CTR7	8	4bh	<p>Bit[7:4]: NCP0P5 voltage select 4'b0000: -0.1V; 4'b1000: -0.85V; 4'b0001: -0.2V; 4'b1001: -0.9V; 4'b0010: -0.3V; 4'b1010: -0.95V; 4'b0011: -0.4V; 4'b1011: -1.0V; 4'b0100: -0.5V; 4'b1100: -1.05V; 4'b0101: -0.6V; 4'b1101: -1.1V; 4'b0110: -0.7V; 4'b1110: -1.15V; 4'b0111: -0.8V; 4'b1111: -1.2V;</p> <p>Bit[3:0]: NCP1P0 voltage select 4'b0000: -0.1V; 4'b1000: -0.85V; 4'b0001: -0.2V; 4'b1001: -0.9V; 4'b0010: -0.3V; 4'b1010: -0.95V; 4'b0011: -0.4V; 4'b1011: -1.0V; 4'b0100: -0.5V; 4'b1100: -1.05V; 4'b0101: -0.6V; 4'b1101: -1.1V; 4'b0110: -0.7V; 4'b1110: -1.2V;</p>

Address	Name	Width	Default value	Description
				4'b0111: -0.8V; 4'b1111: -1V;
Page1:e8h	<i>REG_CTR8</i>	8	40h	<p>Bit[7:6]: Osc clk for NCP select; 2'b00: 25M~50M; 2'b01: 33M~66M; 2'b10: 42M~84M; 2'b11: 50M~100M;</p> <p>Bit[5]: PCP ibias power down; 1'b0: Work normal; 1'b1: Power down;</p> <p>Bit[4:2]: Control bias of pixel: 3'b000: 0uA; 3'b001: 1uA; 3'b010: 2uA; 3'b011: 3uA; 3'b100: 4uA; 3'b101: 5uA; 3'b110: 6uA; 3'b111: 7uA;</p> <p>Bit[1:0]: DEC clock delay; 2'b00: Delay 0ns; 2'b01: Delay 2ns; 2'b10: Delay 4ns; 2'b11: Delay 6ns;</p>
Page1:e9h	<i>REG_CTR9</i>		08h	<p>Bit[7:6]: ISP clock delay 2'b00: Delay 0ns; 2'b01: Delay 2ns; 2'b10: Delay 4ns; 2'b11: Delay 6ns;</p> <p>Bit[5]: CLK_CNT clock select 1'b0: Normal clock; 1'b1: 1/2 divider clock;</p> <p>Bit[4]: DEC clock delay 1'b0: Delay 2ns; 1'b1: Delay 0ns;</p> <p>Bit[3]: CLK_system clock select 1'b0: 1/2 divider clock; 1'b1: Normal clock;</p> <p>Bit[2]: Video output clock control: 1'b0: Normal; 1'b1: Inverse;</p> <p>Bit[1:0]: Video output clock delay 2'b00: Delay 0ns; 2'b01: Delay 2ns; 2'b10: Delay 4ns; 2'b11: Delay 6ns;</p>
Page1:eah	<i>REG_CTRA</i>		35h	<p>Bit[7]: Powerdown trigger PAD control 1'b0: PAD normal; 1'b1: Powerdown PAD,(when powerdown PAD,output disable);</p> <p>Bit[6]: Powerdown other output PAD control 1'b0: PAD normal; 1'b1: Powerdown PAD,(when powerdown PAD,output disable);</p> <p>Bit[5]: Trigger select 1'b0: Trigger from FSIN PAD; 1'b1: Trigger from TRIG PAD;</p> <p>Bit[4]: Trigger control 1'b0: TRIGGER output disable;</p>

Address	Name	Width	Default value	Description
				<p>1'b1: TRIGGER output enable; Bit[3:2]: SD/VCLK output drive capability 2'b00: 4mA; 2'b01: 8mA; 2'b10: 12mA; 2'b11: 16mA;</p> <p>Bit[1]: XCLK_SEL 1'b0: Clock normal; 1'b1: Clk_in with deglitch;</p> <p>Bit[0]: SDA output drive capability 1'b0: 4mA; 1'b1: 8mA;</p>
Page1:ebh	REG_CTRB		0fh	<p>Bit[7]: Powerdown MIPI PLL control 1'b0: PLL normal; 1'b1: Powerdown PLL,(when powerdown PLL,SYSTEM CLOCK=CLKIN);</p> <p>Bit[6]: Powerdown AD PLL control 1'b0: PLL normal; 1'b1: Powerdown PLL,(when powerdown PLL,SYSTEM CLOCK=CLKIN);</p> <p>Bit[5]: Powerdown ncp0 buffer 1'b0: Work normal; 1'b1: Buffer bypass;</p> <p>Bit[4]: Powerdown ncp1 buffer 1'b0: Work normal; 1'b1: Buffer bypass;</p> <p>Bit[3]: Powerdown TEST_MUX control 1'b0: TEST_MUX normal; 1'b1: Powerdown TEST_MUX;</p> <p>Bit[2]: Powerdown PCP control 1'b0: PCP normal; 1'b1: Powerdown PCP,(when powerdown PCP,PCP for TX power is VDD3A);</p> <p>Bit[1]: Powerdown NCP0P5 control 1'b0: NCP0 normal; 1'b1: Powerdown NCP0, (when powerdown NCP1,the groud of TX for global read is VSSA);</p> <p>Bit[0]: Powerdown NCP1p0 control 1'b0: NCP1 normal; 1'b1: Powerdown NCP1,(when powerdown NCP2, the groud of TX for rolling read is VSSA);</p>
Page1:ech	REG_CTRC	8	00h	<p>Bit[7]: NCP clock select 1'b0: Normal; 1'b1: 1/2 divider clock;</p> <p>Bit[6]: Ramp gain min select 1'b0: Limit gain; 1'b1: Normal gain;</p> <p>Bit[5:4]: Data1 lane Adjust Rout of LVDS(MIPI) 2'b00: 50ohm; 2'b01: 42ohm; 2'b10: 38ohm; 2'b11: 35ohm;</p> <p>Bit[3:2]: Clock lane Adjust Rout of LVDS(MIPI) 2'b00: 50ohm; 2'b01: 42ohm;</p>

Address	Name	Width	Default value	Description
				2'b10: 38ohm; 2'b11: 35ohm; Bit[1:0]: Data0 lane Adjust Rout of LVDS(MIPI) 2'b00: 50ohm; 2'b01: 42ohm; 2'b10: 38ohm; 2'b11: 35ohm;
Page1:edh	<i>REG_CTRD</i>	8	00h	Bit[7]: NCP clock select 1'b0: Normal; 1'b1: Osc clock; Bit[6]: PN module for NCP work enable 1'b0: Disable; 1'b1: Enable; Bit[5:4]: Data1 lane output delay control 2'b00: 0ns; 2'b01: 0.1ns; 2'b10: 0.2ns; 2'b11: 0.3ns; Bit[3:2]: Clock lane output delay control 2'b00: 0ns; 2'b01: 0.1ns; 2'b10: 0.2ns; 2'b11: 0.3ns; Bit[1:0]: Data0 lane output delay control 2'b00: 0ns; 2'b01: 0.1ns; 2'b10: 0.2ns; 2'b11: 0.3ns;
Page1:eeh	<i>REG_CTRE</i>	8	66h	Bit[7:4]: PLL pre divider select; Bit[3]: En current for VCO; Bit[2]: VCO select for miipi clock; Bit[1]: PLL miipi post divider select; 1'b0: Normal output; 1'b1: 1/2 output; Bit[0]: RDEC mode control;
Page1:efh	<i>REG_CTRF</i>	8	42h	Bit[7:0]: PLL loop divider LSB;
f0h	<i>MODE</i>	8	01h	Bit[7]:PLL work mode 1'b0: Controlled by registers; 1'b1: Always work; Bit[6]: System clock control 1'b0: Controlled by PDA; 1'b1: Always work; Bit[5]: Gated clock control 1'b0: normal clock; 1'b1: clock disable; Bit[4]: VSYNC master enable 1'b0: Output enable; 1'b1: Output disable; Bit[3]: System clock mode 1'b0: PLL MIPI; 1'b1: PLL AD; Bit[2:1]: Reserved; Bit[0]: Black and white mode enable 1'b0: Color mode; 1'b1: B/W mode;
f1h	<i>ISPBYPS</i>	8	00h	Bit[7:3]: Reserved; Bit[2]: Contrast enable 1'b0: Enable; 1'b1: Disable; Bit[1]: GammaCorrection enable 1'b0: Enable; 1'b1: Disable; Bit[0]: LensCorrection enable 1'b0: Enable; 1'b1: Disable;

Address	Name	Width	Default value	Description
f2h	REGF2	1	0h	Bit[7:1]: Reserved; Bit[0]: SCCB reset,register reset 1'b1: On; 1'b0: Off;
f3h	REGF3	2	0h	Bit[1]: PDA_SYNC,PDA synchronized by VSYNC_IMAGE; 1'b0: Work normal; 1'b1: Standby mode; Bit[0]: normal PDA 1'b0: Work normal; 1'b1: Standby mode;
f4h	HVFLIP	2	0h	Bit[1]: Mirror 0: Normal image, 1: Mirror image; Bit[0]: Vertical Flip 0: Normal image, 1: Vertically flip image;
fbh	VER_BME	8	00h	Bit[7:4]: Reserved; Bit[3:0]: RO;
fch	PIDH_BME	8	31h	Bit[7:0]: BME ID;
fdh	PIDL_BME	8	4Dh	Bit[7:0]: BME version;
feh	REGFE	2	0h	Bit[7:2]: Reserved; Bit[1:0]: I2C Page selection 2'b00: Page 0; 2'b01: Page 1;

8. Package Dimensions




Figure 11.CSP dimension description

Parameter	Symbol	Nominal	Min	Max
		Millimeters		
Package Body Dimension X	A	5.160	5.135	5.185
Package Body Dimension Y	B	3.985	3.960	4.010
Package Height	C	0.780	0.725	0.835
Si Thickness	C1	0.180	0.170	0.190
Thickness from top glass surface to wafer	C2	0.440	0.435	0.445
Ball Height	C3	0.120	0.090	0.150
Package Body Thickness	C4	0.660	0.625	0.695
Ball Diameter	D	0.250	0.220	0.280
Total Ball Count	/	46.000	\	\
Ball Count X axis	/	8.000	\	\
Ball Count Yaxis	/	6.000	\	\
Pins Pitch X axis1	J1	0.5700	0.5600	0.5800
Pins Pitch Y axis2	J2	0.5700	0.5600	0.5800
Edge to Ball Center Distance along X	S1	0.5850	0.5550	0.6150
Edge to Ball Center Distance along Y	S2	0.5675	0.5375	0.5975

Figure 12.CSP Dimension

Table 17.CSP Pin Descriptions

	1	2	3	4	5	6	7	8
A	VDD3A	VSSA/VSSC	D5	D6	D9	TRIG	VSYNC	VREF
B	VDDD	PDN	H SYNC	D7	D8	VSSD	VDDIO	VSSA/VSSC
C	D4	D3	D0	VDDIO	ID_SEL	LED	VDDD	VDD3A
D	D1	D2	SCL	VDDD	/	/	MEN	VTN0
E	VDDD	VDDIO	PCLK	MDP0	MCP	MDP1	VDD3A	VTN1
F	MCLK	SDA	VSSD	MDN0	MCN	MDN1	VSSD	VSSA/VSSC

Table 17.Pin Descriptions

PIN NO.	PIN Name	PIN Type	Function/Description
A1	VDD3A	Power	Analog power supply(3.3v)
A2	VSSA/VSSC	Ground	Analog ground
A3	D5	Output	RGB/YUV image data output port [5]
A4	D6	Output	RGB/YUV image data output port [6]
A5	D9	Output	RGB/YUV image data output port [9]
A6	TRIG	InOut	Input:1:Trigger enable,int_time=pulse width 0:Trigger disalbe Output:Internal int_time pulse for LED
A7	VSYNC	InOut	Vertical synchronization output/Input Vsync for Synchronization

A8	VREF	Output	Reference power
B1	VD3D	Power	Digital power supply(1.5v)
B2	PDN	Input	Power Down or Reset,0: Power down and Reset mode;1: Normal mode
B3	H SYNC	Output	Horizontal reference output
B4	D7	Output	RGB/YUV image data output port [7]
B5	D8	Output	RGB/YUV image data output port [8]
B6	VSSD	Ground	Digital ground
B7	VDDIO	Power	I/O power supply(3.3v)
B8	VSSA/VSSC	Ground	Analog ground
C1	D4	Output	RGB/YUV image data output port [4]
C2	D3	Output	RGB/YUV image data output port [3]
C3	D0	Output	RGB/YUV image data output port [0]
C4	VDDIO	Power	I/O power supply(3.3v)
C5	ID_SEL	Input	ID select(default 0) 0: 6eh ;1: 6dh.
C6	LED	Output	LED pulse
C7	VD3D	Power	Digital power supply(1.5v)
C8	VDD3A	Power	Analog power supply(3.3v)
D1	D1	Output	RGB/YUV image data output port [1]
D2	D2	Output	RGB/YUV image data output port [2]
D3	SCL	InOut	SCCB serial interface clock I/O
D4	VD3D	Power	Digital power supply(1.5v)
D5	/	/	/
D6	/	/	/
D7	MEN	Input	Master_en,0: slave_mode;1: E2prom mode
D8	VTN0	Output	negative power for TX0
E1	VD3D	Power	Digital power supply(1.5v)
E2	VDDIO	Power	I/O power supply(3.3v)
E3	PCLK	Output	image clock output
E4	MDP0	Output	MIPI data lane0 positive output
E5	MCP	Output	MIPI clock lane positive output
E6	MDP1	Output	MIPI data lane1 positive output
E7	VDD3A	Power	Analog power supply (3.3v)
E8	VTN1	Output	negative power for TX1
F1	MCLK	Input	System clock input (27Mhz)
F2	SDA	InOut	SCCB serial interface data I/O
F3	VSSD	Ground	Digital ground

F4	MDN0	Output	MIPI data lane0 negative output
F5	MCN	Output	MIPI clock lane negative output
F6	MDN1	Output	MIPI data lane1 negative output
F7	VSSD	Ground	Digital ground
F8	VSSA/VSSC	Ground	Analog ground

9. Application Timing Diagram




Figure 13.Power-on Sequence




Figure 14.Power-off Sequence

RESTRICTIONS ON PRODUCT USE

- The information contained herein is subject to change without notice.
- **BYD Semiconductor Company Limited** exerts the greatest possible effort to ensure high quality and reliability. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing products, to comply with the standards of safety in making a safe design for the entire system, including redundancy, fire-prevention measures, and malfunction prevention, to prevent any accidents, fires, or community damage that may ensue. In developing your designs, please ensure that products are used within specified operating ranges as set forth in the most recent products specifications.
- The products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of products listed in this document shall be made at the customer's own risk.